电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

1825AC102KA19A

产品描述Ceramic Capacitor, Multilayer, Ceramic, 1000V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.001uF, Surface Mount, 1825, CHIP, ROHS COMPLIANT
产品类别无源元件    电容器   
文件大小70KB,共2页
制造商AVX
标准  
下载文档 详细参数 全文预览

1825AC102KA19A概述

Ceramic Capacitor, Multilayer, Ceramic, 1000V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.001uF, Surface Mount, 1825, CHIP, ROHS COMPLIANT

1825AC102KA19A规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称AVX
包装说明, 1825
Reach Compliance Codecompliant
ECCN代码EAR99
电容0.001 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度2.54 mm
JESD-609代码e4
长度4.5 mm
制造商序列号1825
安装特点SURFACE MOUNT
多层Yes
负容差10%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
封装形式SMT
包装方法BULK
正容差10%
额定(直流)电压(URdc)1000 V
系列SIZE(HIGH VOLTAGE)
尺寸代码1825
表面贴装YES
温度特性代码X7R
温度系数15% ppm/°C
端子面层Palladium/Silver (Pd/Ag)
端子形状WRAPAROUND
宽度6.4 mm

文档预览

下载PDF文档
High Voltage MLC Chips
For 600V to 5000V Applications
High value, low leakage and small size are difficult parameters to obtain
in capacitors for high voltage systems. AVX special high voltage MLC
chip capacitors meet these performance characteristics and are
designed for applications such as snubbers in high frequency power
converters, resonators in SMPS, and high voltage coupling/dc blocking.
These high voltage chip designs exhibit low ESRs at high frequencies.
Larger physical sizes than normally encountered chips are used to make
high voltage MLC chip products. Special precautions must be taken in
applying these chips in surface mount assemblies. The temperature
gradient during heating or cooling cycles should not exceed 4ºC per
second. The preheat temperature must be within 50ºC of the peak tem-
perature reached by the ceramic bodies through the soldering process.
Chip sizes 1210 and larger should be reflow soldered only. Capacitors
may require protective surface coating to prevent external arcing.
For 1825, 2225 and 3640 sizes, AVX offers leaded version in either
thru-hole or SMT configurations (for details see section on high voltage
leaded MLC chips).
NEW 630V RANGE
HOW TO ORDER
1808
AVX
Style
0805
1206
1210
1808
1812
1825
2220
2225
3640
***
A
Voltage
600V/630V =
1000V =
1500V =
2000V =
2500V =
3000V =
4000V =
5000V =
C
A
S
G
W
H
J
K
A
271
K
A
1
1
A
Temperature Capacitance Code Capacitance
Test Level
Termination*
Coefficient
(2 significant digits
Tolerance
A = Standard 1 = Pd/Ag
C0G = A
+ no. of zeros)
C0G:J = ±5%
T = Plated
X7R = C
Examples:
K = ±10%
Ni and Sn
(RoHS Compliant)
10 pF = 100
M = ±20%
100 pF = 101 X7R:K = ±10%
1,000 pF = 102
M = ±20%
22,000 pF = 223
Z = +80%,
220,000 pF = 224
-20%
1 μF = 105
Packaging
Special
1 = 7" Reel
Code
3 = 13" Reel A = Standard
9 = Bulk
*Note:
Terminations with 5% minimum lead (Pb) is available, see pages 84 and 85 for LD style.
Leaded terminations are available, see pages 88 and 89.
Notes: Capacitors with X7R dielectrics are not intended for applications across AC supply mains or AC line filtering with polarity reversal. Contact plant for recommendations.
Contact factory for availability of Termination and Tolerance options for Specific Part Numbers.
***
AVX offers nonstandard chip sizes. Contact factory for details.
W
L
T
t
DIMENSIONS
SIZE
(L) Length
millimeters (inches)
0805
1206
1210*
1808*
1812*
1825*
2220*
2225*
3640*
2.01 ± 0.20
3.20 ± 0.20
3.20 ± 0.20
4.57 ± 0.25
4.50 ± 0.30
4.50 ± 0.30
5.70 ± 0.40
5.72 ± 0.25
9.14 ± 0.25
(0.079 ± 0.008) (0.126 ± 0.008) (0.126 ± 0.008) (0.180 ± 0.010) (0.177 ± 0.012) (0.177 ± 0.012) (0.224 ± 0.016) (0.225 ± 0.010) (0.360 ± 0.010)
(W) Width
1.25 ± 0.20
1.60 ± 0.20
2.50 ± 0.20
2.03 ± 0.25
3.20 ± 0.20
6.40 ± 0.30
5.00 ± 0.40
6.35 ± 0.25
10.2 ± 0.25
(0.049 ±0.008) (0.063 ± 0.008) (0.098 ± 0.008) (0.080 ± 0.010) (0.126 ± 0.008) (0.252 ± 0.012) (0.197 ± 0.016) (0.250 ± 0.010) (0.400 ± 0.010)
(T) Thickness
1.30
1.52
1.70
2.03
2.54
2.54
3.30
2.54
2.54
Max.
(0.051)
(0.060)
(0.067)
(0.080)
(0.100)
(0.100)
(0.130)
(0.100)
(0.100)
(t) terminal min. 0.50 ± 0.25
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.76 (0.030)
max. (0.020 ± 0.010) 0.75 (0.030)
0.75 (0.030)
1.02 (0.040)
1.02 (0.040)
1.02 (0.040)
1.02 (0.040)
1.02 (0.040)
1.52 (0.060)
*Reflow Soldering Only
82

推荐资源

特殊LCD接口
各位,请问图片中的接口是什么标准?与其匹配的接插件是什莫型号? 数了一下,39线。 http://www.52rd.com/bbs/showimg.asp?BoardID=77&filename=2009-3/09328@52RD_ffc.JPG 多谢! ...
liren198 嵌入式系统
《社区大讲堂》DO-254中的高设计可靠性的逻辑综合(四)--优化
优化 优化的目的是使设计能够用尽可能小的,速度等级尽可能低的FPGA来实现设计。 综合工具尽可能优化设计,以减少面积,提升性能。 在许多情况下, 综合器会进行边界优化,资源共享以及流水 ......
心仪 FPGA/CPLD
信号带宽与信道带宽
信号带宽是信号频谱的宽度,也就是信号的最高频率分量与最低频率分量之差,譬如,一个由数个正弦波叠加成的方波信号,其最低频率分量是其基频,假定为f =2kHz,其最高频率分量是其7次谐波频率, ......
xtss 无线连接
大家有打算出行旅行的打算吗
元旦快到了!,大家有打算出行旅行的打算吗? ...
kevin 聊聊、笑笑、闹闹
刚刚接触WIN CE编程,我已经安装了 WIN CE5.0 的PB,我想学习EVC做数据库开发,请问我还该下载安装哪些软件呢?
刚刚接触WIN CE编程,我已经安装了 WIN CE5.0 的PB,我想学习EVC做数据库开发,请问我还该下载安装哪些软件呢? 我电脑有VC++,VS2005及WIN CE5,谢谢啦!!!!!!!! 顺便问下VC++或VS能 ......
abin1982 嵌入式系统
关于PLL配置寄存器的两个问题
华大单片机 PLL控制寄存器(PLL_CR),如下图所示,请教两个问题 1、(1)处已经指定的输入时钟,那PLL的时钟频率就已经由XTH或RCH输入的时钟决定了,为什么(2)处还要进行选择 2、 ......
深圳小花 单片机

热门文章更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 161  1676  131  2097  2782  4  34  3  43  57 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved