电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

BM03B-SRSS-TB

产品描述HEADER CONNECTOR,PCB MNT,RECEPT,3 CONTACTS,PIN,0.039 PITCH,SURFACE MOUNT TERMINAL,IVORY
产品类别连接器   
文件大小71KB,共3页
制造商ETC1
下载文档 详细参数 全文预览

BM03B-SRSS-TB概述

HEADER CONNECTOR,PCB MNT,RECEPT,3 CONTACTS,PIN,0.039 PITCH,SURFACE MOUNT TERMINAL,IVORY

HEADER 连接器,PCB MNT,RECEPT,3 CONTACTS,PIN,0.039 PITCH,表面贴装 TERMINAL,IVORY

BM03B-SRSS-TB规格参数

参数名称属性值
连接器类型BOARD CONNECTOR
接触材料COPPER ALLOY
端子间距0.9906 mm
总触头数量3
状态Contact Mfr
宽度0.1140 inch
body_depth0.1670 inch
body_diamete0.1970 inch
外壳风格RECEPTACLE
接触面搭配SN-PB ON CU
触点涂层端子TIN/LEAD OVER COPPER
连接器公母MALE
contact_patteRECTANGULAR
contact_resistance40 mohm
contact_styleSQ PIN-SKT
dielectric_withstanding_voltage__v_500VAC
insulation_resistance1.00E8 ohm
insulator_colIVORY
insulator_materialPOLYAMIDE RESIN
制造商系列BM
mating_contact_pitch__inch_0.039
安装方式STRAIGHT
安装类型BOARD
umber_of_connectorsONE
umber_of_pcb_rows1
负载行数1
最小工作温度-25 Cel
erating_temperature_max__cel_85
cb_contact_patteRECTANGULAR
larization_keyENDS
ed_current__signal_0.7000 A
eference_standardUL, CSA
eliabilityCOMMERCIAL
sub_categoryHeaders and Edge Type Connectors
erminal_length0.0 inch
端子类型SURFACE MOUNT
dditional_featureQTY PER REEL=1500

文档预览

下载PDF文档
IDC
SR
CONNECTOR
Emboss Tape
1.0mm
(.039") pitch
Disconnectable Insulation displacement connectors
Features ––––––––––––––––––––––––
• Ultra-compact insulation displacement
connector
1.0mm (.039") pitch and only 3.0mm (.118") high (side entry
type). This connector is only about 61% as large as the
smallest conventional (JST) IDC designs.
• Header designed for vacuum pick and place
robotics
Although this shrouded header has locking features for its
mating receptacle, there are no holes in the header shroud
that would adversely effect vacuum grippig equipment. Since
there is enough flat surface for secure vacuum gripping, this
miniature surface mount connector is versatile for designers
and economic for manufacturing.
• Twin U-slot insulation displacement section
The insulation displacement section connected to each wire
consists of two tin-plated slots (twin U-slots), which ensures
reliable connection.
• 3-point grip construction
The 3-point insulation grip feature and the strain relief ensure a
firm grip on terminated wires and protection of the insulation
displacement connection from possible damage.
JS
T
9
Specifications –––––––––––––––––––
• Current rating: 0.7A DC
• Voltage rating: 50V DC
• Temperature range: -25˚C to +85˚C(including temperature rise
in applying electrical current)
• Contact resistance: Initial value/20m
max.
After environmental testing/40m
max.
• Insulation resistance:
100M
min.
• Withstanding voltage: 500V AC/minute
• Applicable wire: AWG #30
Conductor/7 strands,
tin-coated annealed copper
Insulation O.D./0.56mm (.022")
* Contact JST for details.
Standards ––––––––––––––––––––––
0
1
Recognized E60389
Certified LR20812
223
关于protelDXP2004的问题
从原理图生成PCB时,出现不匹配参考对象和不匹配目标对象是有什么原因造成的?...
Yound PCB设计
对LED光源应用的认识须了解的5个问题
问题一:传统光源是全方位发光的,所以只有一半的光能可以利用。即使用了灯具反光,也只有70%的光能可以利用。LED是指向性光源,所以只要有传统光源一半的光能就可以替代了。 问题二:在相同 ......
qwqwqw2088 电源技术
4.2V升压到50V
4.2V升压到50V 590664590663 ...
QWE4562009 电源技术
嵌入式学习,嵌入式学习有哪些要素呢
学习,老师是非常关键的环节。对于嵌入式的学习当然也不例外。所以,在嵌入式的学习中,老师是很重要的要素之一。 嵌入式学习,挑选什么样的老师? 双师型老师。具体的来说,一方面,具 ......
sunxinyu 嵌入式系统
请问如何用ISE对modelsim中的verilog文件进行综合和后仿真啊
请问如何用ISE对modelsim中的verilog文件进行综合和后仿真啊???????、、、急求去,现在我用的ISE11,;modelsim10.0;好不容易才完成编译三个库文件Unisim_ver,simprim_ver,接下来干怎 ......
我是大学生 FPGA/CPLD
怎样用Xilinx IP核生成希尔伯特滤波器
怎样用Xilinx IP核生成希尔伯特滤波器,在FIR Compiler5.0中没有找到可选项...
了不的 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2429  2648  244  296  1453  19  40  55  2  41 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved