电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

X93256_08

产品描述Dual Digitally Controlled Potentiometers(XDCPs™)
文件大小176KB,共7页
制造商Intersil ( Renesas )
官网地址http://www.intersil.com/cda/home/
下载文档 全文预览

X93256_08概述

Dual Digitally Controlled Potentiometers(XDCPs™)

文档预览

下载PDF文档
®
X93256
Data Sheet
February 1, 2008
FN8188.2
Dual Digitally Controlled Potentiometers
(XDCPs™)
The Intersil X93256 is a dual digitally controlled
potentiometer (XDCP). The device consists of two resistor
arrays, wiper switches, a control section, and nonvolatile
memory. The wiper positions are controlled by individual
Up/Down interfaces.
A potentiometer is implemented by a resistor array
composed of 31 resistive elements and a wiper switching
network. The position of each wiper element is controlled by
a set of independent CS, U/D, and INC inputs. The position
of the wiper can be stored in nonvolatile memory and then
be recalled upon a subsequent power-up operation.
Each potentiometer is connected as a three-terminal
variable resistor and can be used in a wide variety of
applications including:
• Bias and Gain Control
• LCD Contrast Adjustment
Features
• Dual solid-state potentiometers
• Individual Up/Down interfaces
• 32 wiper tap points per potentiometer
- Wiper position stored in nonvolatile memory and
recalled on power-up
• 31 resistive elements per potentiometer
- Temperature compensated
- Maximum resistance tolerance of ±25%
- Terminal voltage, 0 to V
CC
• Low power CMOS
- V
CC
= 2.7V to 5.5V.
- Active current, 200µA typical per potentiometer
- Standby current, 4µA max per potentiometer
• High reliability
- Endurance 200,000 data changes per bit
- Register data retention, 100 years
• R
TOTAL
value = 12.5k
Ω
, 50k
Ω
Pinout
X93256
(14 LD TSSOP)
TOP VIEW
Rw1
R
L1
CS
1
INC
2
U/D
2
R
H2
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
R
H1
U/D
1
INC
1
V
CC
CS
2
R
L2
Rw2
• Package
- 14 Ld TSSOP
• Pb-free available (RoHS compliant)
*NC can be left unconnected, or connected to
any voltage between V
SS
and V
CC
.
Ordering Information
PART NUMBER
X93256UV14I-2.7*
PART MARKING
X9325 6UVG
V
CC
LIMITS (V)
2.7 to 5.5
R
TOTAL
(kΩ)
50
50
12.5
12.5
TEMPERATURE
RANGE (°C)
-40 to +85
-40 to +85
-40 to +85
-40 to +85
PACKAGE
14 Ld TSSOP (4.4mm)
PKG.
DWG. #
M14.173
X93256UV14IZ-2.7* X9325 6UZG
(Note)
X93256WV14I-2.7*
X9325 6WVG
14 Ld TSSOP (4.4mm) (Pb-free) M14.173
14 Ld TSSOP (4.4mm)
M14.173
X93256WV14IZ-2.7* X9325 6WZG
(Note)
14 Ld TSSOP (4.4mm) (Pb-free) M14.173
*Add "T1" suffix for tape and reel.Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100%
matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J
STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006, 2008. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1162  324  1282  1107  2892  23  47  2  5  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved