INTEGRATED CIRCUITS
DATA SHEET
TSA5059
2.7 GHz I
2
C-bus controlled
low phase noise frequency
synthesizer
Preliminary specification
File under Integrated Circuits, IC02
1999 Oct 05
Philips Semiconductors
Preliminary specification
2.7 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
FEATURES
•
Complete 2.7 GHz single chip system
•
Optimized for low phase noise
•
Selectable divide-by-two prescaler
•
Operation up to 2.7 GHz with and without divide-by-two
prescaler
•
Selectable reference divider ratio
•
Compatible with UK-DTT (Digital Terrestrial Television)
offset requirements
•
Selectable crystal/comparison frequency output
•
Four selectable charge pump currents
•
Four selectable I
2
C-bus addresses
•
Standard and fast mode I
2
C-bus
•
I
2
C-bus
compatible with 3.3 and 5 V microcontrollers
•
5-level Analog-to-Digital Converter (ADC)
•
Low power consumption
•
33 V tuning voltage drive
•
Three I/O ports and one output port.
APPLICATIONS
•
SAT, TV, VCR and cable tuning systems
•
Digital set-top boxes.
GENERAL DESCRIPTION
The TSA5059 is a single chip PLL frequency synthesizer
designed for satellite and terrestrial tuning systems up to
2.7 GHz.
The RF preamplifier drives the 17-bit main divider enabling
a step size equal to the comparison frequency, for an input
frequency up to 2.7 GHz. A fixed divide-by-two additional
prescaler can be inserted between the preamplifier and
the main divider to give a software compatibility with
TSA5059
existing ICs. In this case, the step size is twice the
comparison frequency.
The comparison frequency is obtained from an on-chip
crystal oscillator that can also be driven from an external
source. Either the crystal frequency or the comparison
frequency can be switched to the XT/COMP output pin to
drive the reference input of another synthesizer or the
clock input of a digital demodulation IC.
Both divided and comparison frequency are compared into
the fast phase detector which drives the charge pump.
The loop amplifier is also on-chip, including the
high-voltage transistor to drive directly the 33 V tuning
voltage, without the need of an external transistor.
Control data is entered via the I
2
C-bus; five serial bytes are
required to address the device, select the main divider
ratio, the reference divider ratio, program the four output
ports, set the charge pump current, select the prescaler by
two, select the signal to switch to the XT/COMP output pin
and/or select a specific test mode. Three of the four output
ports can also be used as input ports and a 5-level ADC is
provided. Digital information concerning the input ports
and the ADC can be read out of the TSA5059 on the SDA
line (one status byte) during a READ operation. A flag is
set when the loop is ‘in-lock’ and is read during a READ
operation, as well as the Power-on reset flag. The device
has four programmable addresses, programmed by
applying a specific voltage at pin AS, enabling the use of
multiple synthesizers in the same system.
1999 Oct 05
2
Philips Semiconductors
Preliminary specification
2.7 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
QUICK REFERENCE DATA
V
CC
= 4.5 to 5.5 V; T
amb
=
−20
to +85
°C;
unless otherwise specified.
SYMBOL
V
CC
I
CC
f
i(RF)
V
i(RF)(rms)
PARAMETER
supply voltage
supply current
RF input frequency
RF input voltage (RMS value)
f
i(RF)
from 64 to 150 MHz;
note 1
f
i(RF)
from 150 to 2200 MHz;
note 1
f
i(RF)
from 2.2 to 2.7 GHz;
note 1
f
xtal
T
amb
T
stg
Note
1. Asymmetrical drive on pin RFA or RFB; see Fig.3.
ORDERING INFORMATION
TYPE
NUMBER
TSA5059T
TSA5059TS
PACKAGE
NAME
SO16
SSOP16
DESCRIPTION
plastic small outline package; 16 leads; body width 3.9 mm
plastic shrink small outline package; 16 leads; body width 4.4 mm
crystal frequency
ambient temperature
storage temperature
T
amb
= 25
°C
CONDITIONS
MIN.
4.5
30
64
12.6
−25
7.1
−30
22.4
−20
4
−20
−40
TYP.
5.0
37
−
−
−
−
−
−
−
−
−
−
TSA5059
MAX.
5.5
45
2700
300
+2.5
300
+2.5
300
+2.5
16
+85
+150
V
UNIT
mA
MHz
mV
dBm
mV
dBm
mV
dBm
MHz
°C
°C
VERSION
SOT109-1
SOT369-1
1999 Oct 05
3
Philips Semiconductors
Preliminary specification
2.7 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
BLOCK DIAGRAM
TSA5059
handbook, full pagewidth
3
XTAL
2
XTAL
OSCILLATOR
REFERENCE
DIVIDER
LOCK
DETECT
4-BIT LATCH
DIGITAL PHASE
COMPARATOR
RFA
RFB
13
14
PRE
AMP
DIVIDER
1/2
17-BIT
DIVIDER
CHARGE PUMP
1-BIT
LATCH
17-BIT LATCH
DIVIDE RATIO
1
2-BIT
LATCH
33 V
AMP
AS
SCL
SDA
4
6
5
I
2
C-BUS
TRANSCEIVER
12
15
ADC
11
3-BIT
ADC
POWER-ON
RESET
7
8
9
10
FCE120
XT/COMP
CP
16
VT
VCC
GND
3-BIT
INPUT
PORTS
4-BIT LATCH
AND
OUTPUT PORTS
MODE
CONTROL
LOGIC
TSA5059
P3 P2 P1 P0
Fig.1 Block diagram.
1999 Oct 05
4
Philips Semiconductors
Preliminary specification
2.7 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
PINNING
SYMBOL
CP
XTAL
XT/COMP
AS
SDA
SCL
P3
P2
P1
P0
ADC
V
CC
RFA
RFB
GND
VT
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
DESCRIPTION
charge pump output
crystal oscillator input
f
xtal
or f
comp
signal output
I
2
C-bus address selection input
I
2
C-bus serial data input/output
I
2
C-bus serial clock input
general purpose output Port 3
general purpose input/output Port 2
general purpose input/output Port 1
general purpose input/output Port 0
analog-to-digital converter input
supply voltage
RF signal input A
RF signal input B
ground supply
tuning voltage output
Fig.2 Pin configuration.
P2
8
FCE121
TSA5059
handbook, halfpage
CP
XTAL
XT/COMP
AS
SDA
SCL
P3
1
2
3
4
16 VT
15 GND
14 RFB
13 RFA
TSA5059
5
6
7
12 VCC
11 ADC
10 P0
9
P1
FUNCTIONAL DESCRIPTION
The TSA5059 contains all the necessary elements but a
reference source and a loop filter to control a varicap tuned
local oscillator forming a phase locked loop frequency
synthesized source. The IC is designed in a high speed
process with a fast phase detector to allow a high
comparison frequency to reach a low phase noise level on
the oscillator.
The block diagram is shown in Fig.1. The RF signal is
applied at pins RFA and RFB. Thanks to the input
preamplifier a good sensitivity is provided. The output of
the preamplifier is fed to the 17-bit programmable divider
either through a divide-by-two prescaler or directly.
Because of the internal high speed process, the RF divider
is working for a frequency up to 2.7 GHz, without the need
for the divide-by-two prescaler to be used. This prescaler
is present on chip for compatibility reasons with existing
circuits.
The output of the 17-bit programmable divider f
DIV
is fed
into the phase comparator, where it is compared in both
phase and frequency with the comparison frequency f
comp
.
This frequency is derived from the signal present at
pin XTAL, f
xtal
, divided down in the reference divider. It is
possible either to connect a quartz crystal to pin XTAL and
then using the on-chip crystal oscillator, or to feed this pin
with a reference signal from an external source.
The reference divider can have a dividing ratio selected
from 16 different values between 2 and 320, including the
ratio 24 to cope with the offset requirement of the UK-DTT
system, see Table 8.
The output of the phase comparator drives the
charge pump and the loop amplifier section. This amplifier
has an on-chip high voltage drive transistor which avoids
the use of an additional external component. Pin CP is the
output of the charge pump, and pin VT is the pin to drive
the tuning voltage to the varicap diode of the Voltage
Controlled Oscillator (VCO). The loop filter has to be
connected between pins CP and VT.
In addition, it is possible to drive another PLL synthesizer,
or the clock input of a digital demodulation IC, from the
pin XT/COMP. It is possible to select by software either
f
xtal
, the crystal oscillator frequency or f
comp
, the frequency
present after the reference divider at this pin. It is also
possible to switch off this output, in case it is not used.
For test and alignment purposes, it is possible to release
the tuning voltage output to be able to apply an external
voltage on it, to select one of the three charge pump test
modes, and to monitor half the f
DIV
at Port P0. See
Table 10 for all possible modes.
1999 Oct 05
5
Microchip MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
