144-Mbit QDR® II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2663KV18 | CY7C2665KV18 | |
---|---|---|
描述 | 144-Mbit QDR® II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT | 144-Mbit QDR® II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT |
电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved