INTEGRATED CIRCUITS
DATA SHEET
UBA1706
Cordless telephone line interface
Objective specification
Supersedes data of 1999 Mar 08
File under Integrated Circuits, IC17
1999 Jun 04
Philips Semiconductors
Objective specification
Cordless telephone line interface
FEATURES
Line interface
•
Low DC line voltage; operates down to 1.2 V (excluding
polarity guard)
•
Voltage regulator with adjustable DC voltage
•
DC mask for voltage or current regulation (CTR21)
•
Line current limitation for protection
•
Electronic hook switch control input
•
Transmit amplifier with:
– Symmetrical inputs
– Fixed gain
– Large signal handling capability.
•
Receive amplifier with fixed gain
•
Transmit and receive amplifiers Automatic Gain Control
(AGC) for line loss compensation.
General purpose switches
Two switches with open-collector.
3-wire serial bus interface
Allows control of:
•
DC mask (voltage or current regulation)
•
Receive amplifier mute function
•
AGC:
– On/off
– Slope
– I
start
line current.
•
The state of the general purpose switches
•
Global power-down mode.
Supply
Operates with external supply voltage from 3.0 to 5.5 V.
ORDERING INFORMATION
TYPE
NUMBER
UBA1706TS
PACKAGE
NAME
SSOP24
DESCRIPTION
plastic shrink small outline package; 24 leads; body width 5.3 mm
APPLICATIONS
•
Cordless base stations
UBA1706
•
Mains or battery-powered telephone sets.
GENERAL DESCRIPTION
The UBA1706 is a BiCMOS integrated circuit intended for
use in mains-powered telecom terminals. It performs all
speech and line interface functions, DC mask for voltage
or current regulation and electronic hook switch control.
The device also includes general purpose switches.
Most of the characteristics are programmable via a 3-wire
serial bus interface.
VERSION
SOT340-1
1999 Jun 04
2
Philips Semiconductors
Objective specification
Cordless telephone line interface
UBA1706
QUICK REFERENCE DATA
I
line
= 15 mA; V
CC
= 3.3 V; R
SLPE
= 10
Ω;
AGC pin connected to GND; Z
line
= 600
Ω;
Z
SET
= 619
Ω;
EHI = HIGH;
f = 1 kHz; T
amb
= 25
°C;
bit AGC at logic 1, all other configuration bits at logic 0; measured in the test circuit of Fig.14;
unless otherwise specified.
SYMBOL
V
CC
I
CC
I
line
V
LN
R
REGC
PARAMETER
supply voltage
current consumption from pin V
CC
line current operating range
DC line voltage
DC mask slope in current regulation
mode
voltage gain
transmit amplifier from TXI to LN
∆G
v(trx)
gain control range for transmit and
receive amplifiers with respect to
I
line
= 15 mA
V
TXI
= 50 mV (RMS)
I
line
= 90 mA
10.6
36.9
−
11.6
37.9
6.5
12.6
38.9
−
dB
dB
dB
receive amplifier from RXI to RXO V
RXI
= 2 mV (RMS)
I
line
> 35 mA (typical);
R
LVI
= 1 MΩ; R
RGL
= 7.15 kΩ;
bit CRC = 1
normal operation; bit PD = 0
power-down mode; bit PD = 1
normal operation
with reduced performance
CONDITIONS
MIN.
3.0
−
−
11
3
2.7
−
TYP.
−
2.2
110
−
−
3.0
1.4
MAX.
5.5
3.2
150
140
11
3.3
−
UNIT
V
mA
µA
mA
mA
V
kΩ
G
v(trx)
1999 Jun 04
3
Philips Semiconductors
Objective specification
Cordless telephone line interface
BLOCK DIAGRAM
UBA1706
handbook, full pagewidth
VCC
21
UBA1706
19
GND
RX PREAMP
RXI
9
V
2Vd
EHI
TXI+
TXI−
15
14
V
I
I
RXM
LINE INTERFACE
7
2Vd
1
LN
ZSET
RXO
LINE
INTERFACE
300 mV
24
SLPE
REG
CREG
RSLPE
TX PREAMP
RAGC2
RAGC1
2
AGC
8
AGC
2
EHI
LOW VOLTAGE
PART
EHI
SAGC,
AGC
CURRENT
LIMITATION
VCC
SLPE
10
5
EHI
LCC
CST
CCST
VCC
TPDARL
D
REG
SWITCH DRIVER
PROTECTION
600 mV
6
CRC
RRGL
200 nA
RGL 4
3
LVI
RLVI
TNSW
TNON-HOOK
16, 20, 22, 23
n.c.
GENERAL SWITCHES
2
9
SERIAL
INTERFACE
SUPPLY
18
17
SWI1
SWI2
SWC1, SWC2
PD
12
EN
13
CLK
11
DATA
MBL039
Bit names are given in italics.
Fig.1 Block diagram.
1999 Jun 04
4
Philips Semiconductors
Objective specification
Cordless telephone line interface
PINNING
SYMBOL
LN
REG
LVI
RGL
LCC
CST
RXO
AGC
RXI
EHI
DATA
EN
CLK
TXI−
TXI+
n.c.
SWI2
SWI1
GND
n.c.
V
CC
n.c.
n.c.
SLPE
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
DESCRIPTION
positive line terminal
line voltage regulator decoupling
negative line voltage sense input
reference for current regulation mode
line current control output
input for stability capacitor
receive amplifier output
automatic gain control/line loss
compensation adjustment
receiver amplifier input
electronic hook switch control input
serial bus data input
programming serial bus enable input
serial bus clock input
inverted transmit amplifier input
non-inverted transmit amplifier input
not connected
NPN open-collector output 2
NPN open-collector output 1
ground reference
not connected
supply voltage
not connected
not connected
connection for slope resistor
AGC
RXI
8
9
LVI
RGL
LCC
CST
RXO
3
4
5
6
handbook, halfpage
UBA1706
LN
REG
1
2
24 SLPE
23 n.c.
22 n.c.
21 VCC
20 n.c.
19 GND
UBA1706
7
18 SW1
17 SW2
16 n.c.
15 TXI+
14 TXI-
13 CLK
FCA031
EHI 10
DATA 11
EN 12
Fig.2 Pin configuration.
1999 Jun 04
5
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
