The circuit in Figure 1 was constructed by connecting the
respective evaluation boards for the individual products.
Connections were made with matched cable lengths. The first
of three basic requirements to synchronize multiple AD9910’s is
to provide a co-incident reference clock (REF CLK).
The setup uses the AD9520 as the REF CLK source for each
AD9910 DDS. The AD9520 runs off an external crystal and the
internal PLL. The AD9520 distributes phase aligned 1 GHz REF
CLKs (PECL outputs) to all four AD9910 evaluation boards. It
also provides a CMOS output clock to the Tektronix DG2020A
data pattern generator for the IO_UPDATE.
The next step for synchronization is to align the rising edge of
SYNC_CLK for all four AD9910’s. The SYNC_CLK provides
the reference for a co-incident IO_UPDATE. SYNC_CLK
alignment is accomplished using the internal synchronization
capability of the AD9910. The ADCLK846 distributes phase
aligned SYNC_INs to all four AD9910s. See the AD9910 data
sheet for more details on synchronization capability.
Figure 2 shows all four SYNC_CLKs with the AD9910 internal
synchronization circuit disabled. Note that the SYNC_CLKs are
not inherently aligned even when the REF CLKs are phase
aligned.
To phase align the SYNC_CLK rising edges, one AD9910 is
programmed as the master device and the others as slave
devices. The SYNC_OUT of the master device is an LVDS
signal buffered and distributed by the ADCLK846 to all
AD9910 evaluation boards. The SYNC_IN signal (LVDS) must
meet internal setup and hold time requirements of each
device’s system clock. To help support this timing requirement,
the AD9910 features the ability to delay the SYNC_OUT of the
master. For further flexibility, the internal SYNC_IN path of
each device can be independently delayed.
Circuit Note
In the setup of Figure 1, connections between boards were
made using matched cables, making it possible to use the
internal default delay values to phase align the SYNC_CLKs.
Figure 3 shows SYNC_CLK phase alignment via the using the
synchronization procedure described.
The last requirement to synchronize multiple DDS devices is a
co-incident IO_UPDATE. The IO_UPDATE must meet setup
and hold times to SYNC_CLK. The IO_UPDATE shown in
Figure 1 is sent synchronously to the SYNC_CLK. The last
requirement now enables the DDS outputs to be controlled.
Figures 4 and 5 show the DDS outputs in phase alignment.
Having the devices synchronized to one another now enables
predictable phase and/or amplitude adjustment between DDSs.
Note, in Figure 5 the system clock was reduced to 100 MHz
operation, and the outputs were unfiltered to display each DDS
raw output. Figure 5 also shows the value of synchronization
with each device outputting the same signal.
1
C3 FREQUENCY
249.54MHz
LOW SIGNAL
AMPLITUDE
2
3
CH1
1.00VΩ CH2 1.00VΩ
CH3 1.00VΩ CH4 1.00VΩ
M2.00ns
CH1
480mV
Figure 3. SYNC_CLK Are Aligned.
1
C3 FREQUENCY
250.76MHz
LOW SIGNAL
AMPLITUDE
C3 FREQUENCY
125.321MHz
1
2
2
3
3
4
08514-004
08514-002
4
CH1
1.00VΩ CH2 1.00VΩ
CH3 1.00VΩ CH4 1.00VΩ
M2.00ns
CH2
480mV
CH1 200mVΩ
CH3 200mVΩ
B
W
B
W
CH2
200mVΩ
BW
M5.00ns
CH4 200mVΩ
BW
CH2
–80V
Figure 2. SYNC_CLKs Are Not Aligned.
Figure 4. Filtered DDS Outputs Phase Aligned Using the Setup in Figure 1.
Rev. A | Page 2 of 3
08514-003
4
Circuit Note
LEARN MORE
1
CN-0121
AN-823 Application Note,
Direct Digital Synthesizers in
Clocking Applications.
Analog Devices.
AN-837 Application Note,
DDS-Based Clock Jitter Performance
vs. DAC Reconstruction Filter Performance.
Analog Devices.
Kester, Walt. 2005.
The Data Conversion Handbook.
Analog
Devices. Chapters 6 and 7.
Kester, Walt. 2006.
High Speed System Applications.
Analog
Devices. Chapter 2, “Optimizing Data Converter Interfaces.”
Kester, Walt. 2006.
High Speed System Applications.
Analog
Devices. Chapter 3, “DACs, DDSs, PLLs, and Clock
Distribution.”
MT-031 Tutorial,
Grounding Data Converters and Solving the
Mystery of AGND and DGND.
Analog Devices.
MT-085 Tutorial,
Fundamentals of Direct Digital Synthesis
(DDS),
Analog Devices.
MT-086 Tutorial,
Fundamentals of Phase Locked Loops (PLL),
Analog Devices.
MT-101 Tutorial,
Decoupling Techniques.
Analog Devices.
08514-005
2
3
4
CH1
200mVΩ
CH3 200mVΩ
CH2 200mVΩ M20.0ns
CH4 200mVΩ
CH2
–80V
Figure 5. DDS Unfiltered Outputs Phase Aligned Using the Setup in Figure 1.
COMMON VARIATIONS
Analog Devices offers a variety of direct digital synthesizers,
clock distribution chips, and clock buffers to build a DDS-based
clock generator. Refer to
www.analog.com/dds
and
www.analog.com/clock
for more information.
Data Sheets and Evaluation Boards
AD9910 Data Sheet.
AD9910 Evaluation Board.
AD9520 Data Sheet.
AD9520 Evaluation Board.
ADCLK846 Data Sheet.
ADCLK846 Evaluation Board.
REVISION HISTORY
12/09—Rev. 0 to Rev. A
Changes to Figure 1 .......................................................................... 1
10/09—Revision 0: Initial Version
(Continued from first page) "Circuits from the Lab" are intended only for use with Analog Devices products and are the intellectual property of Analog Devices or its licensors. While you may
use the "Circuits from the Lab" in the design of your product, no other license is granted by implication or otherwise under any patents or other intellectual property by application or use of
the "Circuits from the Lab". Information furnished by Analog Devices is believed to be accurate and reliable. However, "Circuits from the Lab" are supplied "as is" and without warranties of any
kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability, noninfringement or fitness for a particular purpose and no responsibility is assumed
by Analog Devices for their use, nor for any infringements of patents or other rights of third parties that may result from their use. Analog Devices reserves the right to change any "Circuits
from the Lab" at any time without notice, but is under no obligation to do so. Trademarks and registered trademarks are the property of their respective owners.
在全球半导体产业因景气不佳而纷传并购、整合之际，两大IT巨头三星、IBM日前却双双宣布，将强化半导体产业投资。 三星电子本周一宣布，已向韩国证券交易所提交一份申请文件，打算2008年投下10.5亿美元，用于升级内存芯片生产线、改进技术工艺，从而提高产能并降低成本。无独有偶。本周二IBM公司宣布，未来3年将投资10亿美元，用于扩充位于纽约州 East Fishkill 的半导体工厂，以消...[详细]
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
