UPD70F3004AGC-25,UPD70F3004AGC-25 pdf中文资料,UPD70F3004AGC-25引脚图,UPD70F3004AGC-25电路-Datasheet-电子工程世界

Datasheet> 器件分类 > UPD70F3004AGC-25

文档预览

UPD70F3004AGC-25: 产品描述32-bit RISC Microcontrollers; 文件大小31KB，共4页; 制造商NEC ( Renesas ); 官网地址https://www2.renesas.cn/zh-cn/

下载文档选型对比全文预览

UPD70F3004AGC-25概述

32-bit RISC Microcontrollers

文档预览

下载PDF文档

全文
预览

V850 family

Product Letter

Description

V853

32-bit RISC Microcontrollers

The single-chip V853 microcontroller is a member of NEC’s 32-bit RISC V850 family.

It integrates CPU, ROM, RAM and peripheral functions on chip. The internal bus is 32 bits

wide, the external bus 16 bits wide. Controller memory options are listed in Table 1.

Applications

Like other V850 series controllers, the V853 device is used for real-time control

applications, such as servo motor control in computer peripherals and machine tools, for

engine management control, consumer electronics and multimedia. Flash memory, a variety

of serial communication channels and AD/DA converters make it the perfect choice for

compact communication terminals and complete control systems. Typical benefits of Flash

memory are individually programmed devices in the final production process and field

upgradability. With their low power consumption and power-saving modes, V853 devices

are also ideal for portable applications.

Features

• Small 32-bit RISC CPU core

• 30 ns minimum instruction execution time

(33 MHz max. clock)

• 16-Mbyte linear address space

• 1-Mbyte external address space

• 32 general-purpose registers

• 74 instructions optimized for embedded

control

• DSP functionality with 16-bit multiplication

and saturation logic in a single clock cycle

•

Up to 8 Kbytes internal RAM

Interrupt controller

Real-time pulse unit/timers

Serial interface with baud rate generator

A/D and D/A converters

PWM

Clock generator

Power save functions

Mask ROM, Flash versions

100-pin LQFP package

Block Diagram

NMI

INTP

Interrupt

Controller

ROM

Mask

96/128

Kbytes

or Flash

128/256

Kbytes

CPU Core

Instruction

Queue

ASTB

DSTB

Barrel Shifter

Hardware

Multiplier

16 x 16

> 32

R/W

Bus

Control

Unit

UBEN

LBEN

WAIT

A16-A19

AD0-AD15

HLDRQ

HLDAK

TCLR1

Timer/Counter

16-bit timer:

5 channels

System

Registers

SIO

SO0/TxD0

SI0/RxD0

SCK0

SO1/TxD1

SI1/RxD1

SCK1

SO2

SI2

SCK2

SO3

SI3

SCK3

UART/CSI

BRG

UART/CSI

BRG

CSI

BRG

CSI

REF1

A/D Converter

PWM

ADTRG

ANI1-ANI7

RAM

4 Kbytes/

8 Kbytes

General

Registers

Internal Peripheral Bus

CKSEL

Oscillator and

Clock Generator

CLK

OUT

System Control

MODE

RESET

P0-11

ANO

Ports

D/A Converter

REF

Functional Block Description

CPU

The internal CPU, based on Harvard architechture, is a very compact 32-bit RISC engine.

Most instructions are executed in a single clock cycle under control of a 5-stage pipeline.

It also includes a 16 x 16-bit hardware multiplier with 32-bit result and saturation logic. A

32-bit barrel shifter and bit manipulation instructions accelerate complex bit operations.

Bus Control Unit

(BCU)

The BCU initiates the bus cycles based on the physical addresses generated by the CPU.

When an instruction stored in external memory is executed and no bus cycle initiation is

requested by the CPU, the BCU creates a prefetch address to prefetch an instruction code

which is then inserted in the internal instruction queue.

RAM

The internal RAM, with a capacity of 4 or 8 Kbytes, is mapped from address FFFFE000H.

The CPU can access any data in one clock cycle.

ROM

The internal ROM (96 or 128 Kbytes) or Flash ROM (128 or 256 Kbytes) is mapped from

00000000H. The CPU can access any instruction from the ROM/Flash ROM in one clock cycle.

PROM Programming

Ports

Interrupt Controller

The Flash memory can be written and erased electrically.

The V853 has 67 input/output port pins that can be used alternatively as control pins.

The interrupt controller handles the interrupt request issued by internal peripheral

hardware and external sources. Up to 8 interrupt priority levels can be specified for each

interrupt request.

Clock Generator

The clock generator produces the CPU operating clock. The internal frequency can be

selected as 5x or 1x of crystal frequency by using the internal PLL or 1/2x crystal frequency

without PLL. An external clock can be used instead of the clock generator. A clock-out

signal is available.

Real-time Pulse

Unit (RPU)/Timers

Serial Interface

The RPU includes a 5-channel 16-bit timer/counter unit.

The serial interface includes two channels of CSI (Clocked Serial Interface) and two channels

which can be operated in the UART (Asynchronous Serial Interface) or the CSI mode. The

UART transfers data via the TxD and RxD pins. The baud rate is determined by the on-chip

dedicated baud rate generator. The CSI transfers data via the SO, SI and SCK pins at a baud

rate determined by the on-chip dedicated baud rate generator or an external clock.

A/D Converter

An 8-channel A/D converter with 10-bit resolution and a 2-channel 8-bit D/A converter are

integrated.

PWM

A 2-channel PWM unit with different operating modes is available on chip.

UPD70F3004AGC-25相似产品对比

	UPD70F3004AGC-25	UPD70F3004AGC-33	V853	UPD70F30025AGC-33	UPD70F30025AGC-25	UPD7030025AGC-33	UPD7030025AGC-25
描述	32-bit RISC Microcontrollers	32-bit RISC Microcontrollers	32-bit RISC Microcontrollers	32-bit RISC Microcontrollers	32-bit RISC Microcontrollers	32-bit RISC Microcontrollers	32-bit RISC Microcontrollers

UPD70F3004AGC-25

UPD70F3004AGC-25概述

文档预览

UPD70F3004AGC-25相似产品对比

推荐资源