DATA SHEET
MOS INTEGRATED CIRCUIT
μ
PD8884A
(10680 PIXELS
×
4 LINES)
×
3 COLOR CCD LINEAR IMAGE SENSOR
DESCRIPTION
The
μ
PD8884A is a color CCD (Charge Coupled Device) linear image sensor which changes optical images to
electrical signal and has the function of color separation.
The
μ
PD8884A has 3 rows of (10680
×
4) staggered pixels, and each row has a dual-sided readout-type charge
transfer register. And it has reset feed-through level clamp circuits and voltage amplifiers. Therefore, it is suitable for
4800 dpi/A4 color image scanners.
FEATURES
•
Valid photocell
•
Photocell’s size
•
Line spacing
•
Color filter
•
Resolution
: (10680 pixels
×
4)
×
3
: 4
μ
m
: Quad staggered pixels
96
μ
m (24 lines) Red line - Green line, Green line - Blue line
: Primary colors (red, green and blue), pigment filter (with light resistance 10 lx•hour)
: 192 dot/mm A4 (210
×
297 mm) size (shorter side)
4800 dpi US letter (8.5”
×
11”) size (shorter side)
•
Drive clock level : CMOS output under 5 V operation
•
Data rate
•
Power supply
•
On-chip circuits
: 5.0 MHz Max.
: +12 V
: Reset feed-through level clamp circuits
Voltage amplifiers
7
ORDERING INFORMATION
Part Number
Package
CCD linear image sensor 32-pin plastic DIP (10.16 mm (400))
μ
PD8884ACY-A
Remark
The
μ
PD8884ACY-A is a lead-free product.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. S17546EJ1V0DS00 (1st edition)
Date Published May 2005 NS CP (K)
Printed in Japan
2005
μ
PD8884A
BLOCK DIAGRAM
V
OD
GND GND
29
14 4
φ
SEL2
30
φ
2-2
φ
1-2
11 22
Drain gate
Transfer gate
CCD analog shift register
Transfer gate
Photocell
(Blue)
Transfer gate
CCD analog shift register
Transfer gate
Drain gate
Drain gate
Transfer gate
CCD analog shift register
Transfer gate
Photocell
(Green)
Transfer gate
CCD analog shift register
Transfer gate
Drain gate
Drain gate
Transfer gate
CCD analog shift register
Transfer gate
Photocell
(Red)
Transfer gate
CCD analog shift register
Transfer gate
Drain gate
2
3
5 28
19
15
V
OUT
1
31
(Blue)
18
φ
TG1
(Blue)
V
OUT
2
32
(Green)
17
φ
TG2
(Green)
V
OUT
3
1
(Red)
16
φ
TG3
(Red)
φ
CLB
φ
RB
φ
2-1
φ
1-1
φ
SEL1
φ
SEL3
2
Data Sheet S17546EJ1V0DS
μ
PD8884A
PIN CONFIGURATION (Top View)
CCD linear image sensor 32-pin plastic DIP (10.16 mm (400))
•
μ
PD8884ACY-A
Output signal 3 (Red)
Reset feed-through level
clamp clock
Reset gate clock
Ground
Shift register clock 2-1
Internal connection
Internal connection
No connection
No connection
No connection
Shift register clock 2-2
Internal connection
Internal connection
Ground
V
OUT
3
φ
CLB
φ
RB
1
2
1
1
1
32
31
30
29
28
27
26
25
24
23
22
21
20
21360
×
2
21360
×
2
21360
×
2
V
OUT
2
V
OUT
1
Output signal 2 (Green)
Output signal 1 (Blue)
3
4
5
6
7
8
Red
φ
SEL2 Dpi selector 2
GND
V
OD
φ
1-1
Output drain voltage
Shift register clock 1-1
Internal connection
Internal connection
No connection
No connection
No connection
Shift register clock 1-2
Internal connection
Internal connection
φ
2-1
IC
IC
NC
NC
NC
IC
IC
NC
NC
NC
φ
1-2
Green
9
10
11
12
13
14
15
16
φ
2-2
IC
IC
GND
Blue
IC
IC
19
18
17
φ
SEL1 Dpi selector 1
φ
TG1
φ
TG2
Dpi selector 3
φ
SEL3
Transfer gate clock 3
(for Red)
Transfer gate clock 1
(for Blue)
Transfer gate clock 2
(for Green)
φ
TG3
Cautions 1. Leave pins 6, 7, 12, 13, 20, 21, 26, 27 (IC) unconnected.
2. Connect the No connection pins (NC) to GND.
Data Sheet S17546EJ1V0DS
3
μ
PD8884A
PHOTOCELL STRUCTURE DIAGRAM (4800 dpi, for each color)
4
μ
m
2
6
10
14
18
22
3.0
μ
m
1.0
μ
m
CCD
33.5
μ
m
1
5
9
13
17
21
8
μ
m
3
7
11
15
19
23
CCD
33.5
μ
m
4
8
12
16
20
24
4
Data Sheet S17546EJ1V0DS
μ
PD8884A
PHOTOCELL ARRAY STRUCTURE DIAGRAM-1 (Line spacing)
Drain gate
Blue photocell array
CCD analog shift register
4
μ
m
4
μ
m
4
μ
m
Resolution Select
4
μ
m
Blue photocell array
Blue photocell array
CCD analog shift register
Blue photocell array
Drain gate
Drain gate
Blue photocell array
CCD analog shift register
4
μ
m
4
μ
m
4
μ
m
Resolution Select
4
μ
m
Blue photocell array
Blue photocell array
CCD analog shift register
Blue photocell array
Drain gate
Drain gate
Blue photocell array
CCD analog shift register
4
μ
m
4
μ
m
4
μ
m
Resolution Select
4
μ
m
Blue photocell array
Blue photocell array
CCD analog shift register
Blue photocell array
Drain gate
(33.5
μ
m)
2 lines
(8
μ
m)
(33.5
μ
m)
4
μ
m
24 lines
(96
μ
m)
(21
μ
m)
4
μ
m
(33.5
μ
m)
2 lines
(8
μ
m)
(33.5
μ
m)
271
μ
m
24 lines
(96
μ
m)
(21
μ
m)
4
μ
m
(33.5
μ
m)
2 lines
(8
μ
m)
(33.5
μ
m)
PHOTOCELL ARRAY STRUCTURE DIAGRAM-2 (Dummy, OB, for each color)
Dummy
(160 pixels)
4800 dpi
2
158 162
Optical black
(192 pixels)
Invalid photocell
(16 pixels)
350 354 358 362 366 370 374
Valid photocell
(42720 pixels)
43082 43086
Invalid photocell
(8 pixels)
1
2400 dpi
3
157 161
349 353 357 361 365 369 373
43081 43085
159 163
351 355 359 363 367 371 375
43083 43087
4800 dpi
4
160 164
352 356 360 364 368 372 376
43084 43088
Data Sheet S17546EJ1V0DS
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
