电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74AUP2G07FW4-7

产品描述AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6
产品类别半导体    逻辑   
文件大小450KB,共13页
制造商Diodes
官网地址http://www.diodes.com/
下载文档 详细参数 选型对比 全文预览

74AUP2G07FW4-7在线购买

供应商 器件名称 价格 最低购买 库存  
74AUP2G07FW4-7 - - 点击查看 点击购买

74AUP2G07FW4-7概述

AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6

AUP/ULP/V 系列, 双 1输入 同相门, PDSO6

74AUP2G07FW4-7规格参数

参数名称属性值
功能数量2
端子数量6
最大工作温度125 Cel
最小工作温度-40 Cel
最大供电/工作电压3.6 V
最小供电/工作电压0.8000 V
额定供电电压3 V
加工封装描述1 X 1 MM, GREEN, DFN-6
状态ACTIVE
工艺CMOS
包装形状SQUARE
包装尺寸SMALL OUTLINE, VERY THIN PROFILE
表面贴装Yes
端子形式NO LEAD
端子间距0.3500 mm
端子位置DUAL
包装材料PLASTIC/EPOXY
温度等级AUTOMOTIVE
系列AUP/ULP/V
输出特性O-DRN
逻辑IC类型NON-INVERT
输入数1
传播延迟TPD25.8 ns

文档预览

下载PDF文档
74AUP2G07
DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed
for low power and extended battery life in portable applications.
The 74AUP2G07 is composed of two buffers with open drain outputs
designed for operation over a power supply range of 0.8V to 3.6V.
The device is fully specified for partial power down applications using
I
OFF
. The I
OFF
circuitry disables the output preventing damaging
Pin Assignments
(Top View)
1A
1
GND
2
2A
3
SOT363
6
1Y
5
Vcc
4
2Y
(Top View)
1A
GND
2A
1
2
3
6
1Y
5
Vcc
4
2Y
NEW PRODUCT
current backflow when the device is powered down. The gates
perform the positive Boolean function:
Y
½
A
X2-DFN1410-6
Features
Advanced Ultra Low Power (AUP) CMOS
Supply Voltage Range from 0.8V to 3.6V
-4mA Output Drive at 3.0V
Low Static Power Consumption
I
CC
< 0.9µA
Low Dynamic Power Consumption
C
PD
= 1.2pF Typical at 3.6V
Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for
Slower Input Rise and Fall Time. The Hysteresis is Typically
250mV at V
CC
= 3.0V
I
OFF
Supports Partial-Power-Down Mode Operation
ESD Protection per JESD 22
Exceeds 200-V Machine Model (A115)
Exceeds 2000-V Human Body Model (A114)
Exceeds 1000-V Charged Device Model (C101)
Latch-Up Exceeds 100mA per JESD 78, Class I
Leadless Packages per JESD30E
DFN1410 denoted as X2-DFN1410-6
DFN1010 denoted as X2-DFN1010-6
DFN0910 denoted as X2-DFN0910-6
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
Halogen and Antimony Free. “Green” Device (Note 3)
(Top View)
1A
GND
2A
1
2
3
6
5
4
1Y
Vcc
2Y
(Top View)
1A
GND
2A
1
2
3
5
4
1Y
Vcc
2Y
X2-DFN1010-6
X2-DFN0910-6
Applications
Suited for Battery and Low Power Needs
Wide array of products such as:
PCs, Networking, Notebooks, Netbooks, PDAs
Tablet Computers, E-readers
Computer Peripherals, Hard Drives, CD/DVD ROM
TV, DVD, DVR, Set-Top Box
Cell Phones, Personal Navigation / GPS
MP3 players, Cameras, Video Recorders
Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green"
and Lead-free.
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and
<1000ppm antimony compounds.
74AUP2G07
Document number: DS35511 Rev. 5 - 2
1 of 13
www.diodes.com
November 2014
© Diodes Incorporated

74AUP2G07FW4-7相似产品对比

74AUP2G07FW4-7 74AUP2G07 74AUP2G07FW3-7
描述 AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6 AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6 AUP/ULP/V SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6
功能数量 2 2 2
端子数量 6 6 6
最大工作温度 125 Cel 125 Cel 125 Cel
最小工作温度 -40 Cel -40 Cel -40 Cel
最大供电/工作电压 3.6 V 3.6 V 3.6 V
最小供电/工作电压 0.8000 V 0.8000 V 0.8000 V
额定供电电压 3 V 3 V 3 V
加工封装描述 1 X 1 MM, GREEN, DFN-6 1 X 1 MM, GREEN, DFN-6 1 X 1 MM, GREEN, DFN-6
状态 ACTIVE ACTIVE ACTIVE
工艺 CMOS CMOS CMOS
包装形状 SQUARE SQUARE SQUARE
包装尺寸 SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE
表面贴装 Yes Yes Yes
端子形式 NO LEAD NO LEAD NO LEAD
端子间距 0.3500 mm 0.3500 mm 0.3500 mm
端子位置 DUAL DUAL DUAL
包装材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
温度等级 AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
系列 AUP/ULP/V AUP/ULP/V AUP/ULP/V
输出特性 O-DRN O-DRN O-DRN
逻辑IC类型 NON-INVERT NON-INVERT NON-INVERT
输入数 1 1 1
传播延迟TPD 25.8 ns 25.8 ns 25.8 ns
【CN0134】宽带低EVM直接变频发射机
电路功能与优势本电路为宽带直接变频发射机模拟部分的完整实施方案(模拟基带输入、RF 输出)。通过使用锁相环(PLL)和宽带集成电压控制振荡器(VCO),本电路支持 500 MHz 至 4.4 GHz 范围内的 RF ......
EEWORLD社区 ADI 工业技术
【GD32L233C-START评测】19、低功耗串口(深度休眠唤醒、空闲中断不定长数据接收)
相关文章: 【GD32L233C-START评测】1、优点与缺点都很明显的GD32L233C-START(开箱) 【GD32L233C-START评测】2、非阻塞方式点灯,blink,blink,blink…… 【GD32L233C- ......
freeelectron GD32 MCU
如何实现1拖N的多线程ISP编程?
资料下载地址:http://cid-5a653ddbd9fe9e8b.skydrive.live.com/self.aspx/.Public/avr-usb-only-one-press-download.rar(不能使用快速下载,点击页面下载即可) 这个软件实现了一台电脑接多 ......
xiebinbnm 嵌入式系统
毕业设计 DS1302时钟 DH11温湿度 带到计时(24小时)显示
原代码如下: 带Proteus仿真。 此内容由EEWORLD论坛网友DPJ_PLC原创,如需转载或用于商业用途需征得作者同意并注明出处 ...
DPJ_PLC 51单片机
急呀
谁有12864液晶屏的程序...
cwp291315342 51单片机
Datasheet 中 Pin Capacitance(元件的引脚电容)
为了便于分析,首先给出如图所示的引脚电容模型分析图,引脚1和引脚2之间存在耦合电容Ccouple。   图 引脚电容模型分析图   信号在引脚1和引脚2上引入的百分比串扰可用如下公式计算得出 ......
unknowy FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1193  2792  384  2280  2069  53  29  54  16  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved