Datasheet> 器件分类 > 存储> 存储> MT46V128M8TG-6T:A

文档预览

MT46V128M8TG-6T:A: 产品描述DDR DRAM, 128MX8, 0.7ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66; 产品类别存储存储; 文件大小2MB，共82页; 制造商Micron Technology; 官网地址http://www.mdtic.com.tw/

下载文档详细参数选型对比全文预览

MT46V128M8TG-6T:A概述

DDR DRAM, 128MX8, 0.7ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66

MT46V128M8TG-6T:A规格参数

参数名称	属性值
是否无铅	含铅
是否Rohs认证	不符合
厂商名称	Micron Technology
零件包装代码	TSOP
包装说明	0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66
针数	66
Reach Compliance Code	not_compliant
ECCN代码	EAR99
访问模式	FOUR BANK PAGE BURST
最长访问时间	0.7 ns
其他特性	AUTO/SELF REFRESH
最大时钟频率 (fCLK)	167 MHz
I/O 类型	COMMON
交错的突发长度	2,4,8
JESD-30 代码	R-PDSO-G66
JESD-609代码	e0
长度	22.22 mm
内存密度	1073741824 bit
内存集成电路类型	DDR DRAM
内存宽度	8
功能数量	1
端口数量	1
端子数量	66
字数	134217728 words
字数代码	128000000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	128MX8
输出特性	3-STATE
封装主体材料	PLASTIC/EPOXY
封装代码	TSSOP
封装等效代码	TSSOP66,.46
封装形状	RECTANGULAR
封装形式	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）	235
电源	2.5 V
认证状态	Not Qualified
刷新周期	8192
座面最大高度	1.2 mm
自我刷新	YES
连续突发长度	2,4,8
最大待机电流	0.01 A
最大压摆率	0.525 mA
最大供电电压 (Vsup)	2.7 V
最小供电电压 (Vsup)	2.3 V
标称供电电压 (Vsup)	2.5 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	Tin/Lead (Sn/Pb)
端子形式	GULL WING
端子节距	0.65 mm
端子位置	DUAL
处于峰值回流温度下的最长时间	30
宽度	10.16 mm

文档预览

下载PDF文档

全文
预览

1Gb: x4, x8, x16 DDR SDRAM

Features

DDR SDRAM

MT46V256M4 – 64 Meg x 4 x 4 Banks

MT46V128M8 – 32 Meg x 8 x 4 Banks

MT46V64M16 – 16 Meg x 16 x 4 Banks

Features

• V

= 2.5V ±0.2V, V

Q = 2.5V ±0.2V

= 2.6V ±0.1V, V

Q = 2.6V ±0.1V (DDR400)

• Bidirectional data strobe (DQS) transmitted/

received with data, that is, source-synchronous data

capture (x16 has two – one per byte)

• Internal, pipelined double-data-rate (DDR)

architecture; two data accesses per clock cycle

• Differential clock inputs (CK and CK#)

• Commands entered on each positive CK edge

• DQS edge-aligned with data for READs; center-

aligned with data for WRITEs

• DLL to align DQ and DQS transitions with CK

• Four internal banks for concurrent operation

• Data mask (DM) for masking write data

(x16 has two – one per byte)

• Programmable burst lengths (BL): 2, 4, or 8

• Auto refresh and self refresh modes

• Longer-lead TSOP for improved reliability (OCPL)

• 2.5V I/O (SSTL_2 compatible)

• Concurrent auto precharge option is supported

•

RAS lockout supported (

RAP =

RCD)

Options

• Configuration

–

256 Meg x 4 (64 Meg x 4 x 4 banks)

–

128 Meg x 8 (32 Meg x 8 x 4 banks)

–

64 Meg x 16 (16 Meg x 16 x 4 banks)

• Plastic package – OCPL

–

66-pin TSOP

(400-mil width, 0.65mm pin pitch)

–

66-pin TSOP (Pb-free)

(400-mil width, 0.65mm pin pitch)

• Timing – cycle time

–

5.0ns @ CL = 3 (DDR400B)

–

6.0ns @ CL = 2.5 (DDR333B)

–

7.5ns @ CL = 2.5 (DDR266B)

• Temperature rating

–

Commercial (0qC to +70qC)

–

Industrial (–40°C to +85°C)

• Revision

Marking

256M4

128M8

64M16

-5B

-6T

-75

None

Notes: 1. Not recommended for new designs.

2. See Table 3 on page 2 for module

compatibility.

Table 1:

Key Timing Parameters

CL = CAS (READ) latency; data-out window is MIN clock rate with 50 percent duty cycle at CL = 2.5

Clock Rate (MHz)

Data-Out

Window

1.6ns

2.0ns

2.5ns

Access

Window

±0.70ns

±0.75ns

DQS–DQ

Skew

0.40ns

0.45ns

0.50ns

Speed Grade

-5B

-6T

-75

CL = 2

133

100

CL = 2.5

167

133

CL = 3

200

n/a

PDF: 09005aef80a2f898/Source: 09005aef82a95a3a

1Gb_DDR_x4x8x16_D1.fm - 1Gb DDR: Rev. J, Core DDR: Rev. E 7/11 EN

Micron Technology, Inc., reserves the right to change products or specifications without notice.

1Gb: x4, x8, x16 DDR SDRAM

Table of Contents

State Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

General Notes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

Functional Block Diagrams. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

Pin Assignments and Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8

Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11

Electrical Specifications – I

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12

Electrical Specifications – DC and AC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

Notes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

DESELECT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

NO OPERATION (NOP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

LOAD MODE REGISTER (LMR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

ACTIVE (ACT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39

READ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40

WRITE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41

PRECHARGE (PRE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42

BURST TERMINATE (BST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42

AUTO REFRESH (AR). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42

SELF REFRESH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42

Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43

INITIALIZATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43

REGISTER DEFINITION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46

ACTIVE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50

READ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51

WRITE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63

PRECHARGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76

AUTO REFRESH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .78

SELF REFRESH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .79

Power-down (CKE Not Active) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .81

PDF: 09005aef80a2f898/Source: 09005aef82a95a3a

1Gb_DDRTOC.fm - 1Gb DDR: Rev. J, Core DDR: Rev. E 7/11 EN

Micron Technology, Inc., reserves the right to change products or specifications without notice.

1Gb: x4, x8, x16 DDR SDRAM

Functional Description

The DDR SDRAM uses a double data rate architecture to achieve high-speed operation.

The double data rate architecture is essentially a 2n-prefetch architecture with an inter-

face designed to transfer two data words per clock cycle at the I/O pins. A single read or

write access for the DDR SDRAM effectively consists of a single 2n-bit-wide, one-clock-

cycle data transfer at the internal DRAM core and two corresponding

n-bit-wide,

one-

half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in

data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during

READs and by the memory controller during WRITEs. DQS is edge-aligned with data for

READs and center-aligned with data for WRITEs. The x16 offering has two data strobes,

one for the lower byte and one for the upper byte.

The DDR SDRAM operates from a differential clock (CK and CK#); the crossing of CK

going HIGH and CK# going LOW will be referred to as the positive edge of CK.

Commands (address and control signals) are registered at every positive edge of CK.

Input data is registered on both edges of DQS, and output data is referenced to both

edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a

selected location and continue for a programmed number of locations in a programmed

sequence. Accesses begin with the registration of an ACTIVE command, which may then

be followed by a READ or WRITE command. The address bits registered coincident with

the ACTIVE command are used to select the bank and row to be accessed. The address

bits registered coincident with the READ or WRITE command are used to select the bank

and the starting column location for the burst access.

The DDR SDRAM provides for programmable READ or WRITE burst lengths of 2, 4, or 8

locations. An auto precharge function may be enabled to provide a self-timed row

precharge that is initiated at the end of the burst access.

As with standard SDR SDRAMs, the pipelined, multibank architecture of DDR SDRAMs

allows for concurrent operation, thereby providing high effective bandwidth by hiding

row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All

inputs are compatible with the JEDEC standard for SSTL_2. All full-drive option outputs

are SSTL_2, Class II compatible.

General Notes

• The functionality and the timing specifications discussed in this data sheet are for the

DLL-enabled mode of operation.

• Throughout the data sheet, the various figures and text refer to DQs as “DQ.” The DQ

term is to be interpreted as any and all DQ collectively, unless specifically stated

otherwise. Additionally, the x16 is divided into two bytes, the lower byte and upper

byte. For the lower byte (DQ[7:0]) DM refers to LDM and DQS refers to LDQS. For the

upper byte (DQ[15:8]) DM refers to UDM and DQS refers to UDQS.

• Complete functionality is described throughout the document and any page or

diagram may have been simplified to convey a topic and may not be inclusive of all

requirements.

• Any specific requirement takes precedence over a general statement.

PDF: 09005aef80768abb/Source: 09005aef82a95a3a

DDR_x4x8x16_Core1.fm - 1Gb DDR: Rev. J; Core DDR Rev. E 7/11 EN

Micron Technology, Inc., reserves the right to change products or specifications without notice.

MT46V128M8TG-6T:A相似产品对比

	MT46V128M8TG-6T:A	MT46V256M4TG-6T:A	550492T400DP2B	MT46V128M8P-6T:A	MT46V256M4P-75:A	MT46V128M8P-75:A	MT46V64M16P-6T:A	MT46V64M16P-75:A	MT46V64M16TG-75:A	MT46V256M4P-6T:A
描述	DDR DRAM, 128MX8, 0.7ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66	DDR DRAM, 256MX4, 0.7ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66	High Ripple, Long Life, Computer Grade	DDR DRAM, 128MX8, 0.7ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, LEAD FREE, PLASTIC, TSOP-66	DDR DRAM, 256MX4, 0.75ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, LEAD FREE, PLASTIC, TSOP-66	DDR DRAM, 128MX8, 0.75ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, LEAD FREE, PLASTIC, TSOP-66	DDR DRAM, 64MX16, 0.7ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, LEAD FREE, PLASTIC, TSOP-66	DDR DRAM, 64MX16, 0.75ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, LEAD FREE, PLASTIC, TSOP-66	DDR DRAM, 64MX16, 0.75ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66	DDR DRAM, 256MX4, 0.7ns, CMOS, PDSO66, 0.400 INCH, 0.65 MM PITCH, LEAD FREE, PLASTIC, TSOP-66
是否无铅	含铅	含铅	-	不含铅	不含铅	不含铅	不含铅	不含铅	含铅	不含铅
是否Rohs认证	不符合	不符合	-	符合	符合	符合	符合	符合	不符合	符合
厂商名称	Micron Technology	Micron Technology	-	Micron Technology	Micron Technology	Micron Technology	Micron Technology	Micron Technology	Micron Technology	Micron Technology
零件包装代码	TSOP	TSOP	-	TSOP	TSOP	TSOP	TSOP	TSOP	TSOP	TSOP
包装说明	0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66	0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66	-	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	0.400 INCH, 0.65 MM PITCH, PLASTIC, TSOP-66	TSSOP, TSSOP66,.46
针数	66	66	-	66	66	66	66	66	66	66
Reach Compliance Code	not_compliant	unknown	-	unknown	compliant	compliant	compliant	unknown	not_compliant	compliant
ECCN代码	EAR99	EAR99	-	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
访问模式	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	-	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
最长访问时间	0.7 ns	0.7 ns	-	0.7 ns	0.75 ns	0.75 ns	0.7 ns	0.75 ns	0.75 ns	0.7 ns
其他特性	AUTO/SELF REFRESH	AUTO/SELF REFRESH	-	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
最大时钟频率 (fCLK)	167 MHz	167 MHz	-	167 MHz	133 MHz	133 MHz	167 MHz	133 MHz	133 MHz	167 MHz
I/O 类型	COMMON	COMMON	-	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
交错的突发长度	2,4,8	2,4,8	-	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8
JESD-30 代码	R-PDSO-G66	R-PDSO-G66	-	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66
JESD-609代码	e0	e0	-	e3	e3	e3	e3	e3	e0	e3
长度	22.22 mm	22.22 mm	-	22.22 mm	22.22 mm	22.22 mm	22.22 mm	22.22 mm	22.22 mm	22.22 mm
内存密度	1073741824 bit	1073741824 bit	-	1073741824 bit	1073741824 bit	1073741824 bit	1073741824 bit	1073741824 bit	1073741824 bit	1073741824 bit
内存集成电路类型	DDR DRAM	DDR DRAM	-	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM
内存宽度	8	4	-	8	4	8	16	16	16	4
功能数量	1	1	-	1	1	1	1	1	1	1
端口数量	1	1	-	1	1	1	1	1	1	1
端子数量	66	66	-	66	66	66	66	66	66	66
字数	134217728 words	268435456 words	-	134217728 words	268435456 words	134217728 words	67108864 words	67108864 words	67108864 words	268435456 words
字数代码	128000000	256000000	-	128000000	256000000	128000000	64000000	64000000	64000000	256000000
工作模式	SYNCHRONOUS	SYNCHRONOUS	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
最高工作温度	70 °C	70 °C	-	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
组织	128MX8	256MX4	-	128MX8	256MX4	128MX8	64MX16	64MX16	64MX16	256MX4
输出特性	3-STATE	3-STATE	-	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	TSSOP	TSSOP	-	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
封装等效代码	TSSOP66,.46	TSSOP66,.46	-	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46
封装形状	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
封装形式	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）	235	235	-	260	260	260	260	260	235	260
电源	2.5 V	2.5 V	-	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
认证状态	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
刷新周期	8192	8192	-	8192	8192	8192	8192	8192	8192	8192
座面最大高度	1.2 mm	1.2 mm	-	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
自我刷新	YES	YES	-	YES	YES	YES	YES	YES	YES	YES
连续突发长度	2,4,8	2,4,8	-	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8
最大待机电流	0.01 A	0.01 A	-	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A
最大压摆率	0.525 mA	0.525 mA	-	0.525 mA	0.485 mA	0.485 mA	0.535 mA	0.495 mA	0.495 mA	0.525 mA
最大供电电压 (Vsup)	2.7 V	2.7 V	-	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
最小供电电压 (Vsup)	2.3 V	2.3 V	-	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
标称供电电压 (Vsup)	2.5 V	2.5 V	-	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
表面贴装	YES	YES	-	YES	YES	YES	YES	YES	YES	YES
技术	CMOS	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	COMMERCIAL	COMMERCIAL	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
端子面层	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Tin/Lead (Sn/Pb)	Matte Tin (Sn)
端子形式	GULL WING	GULL WING	-	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
端子节距	0.65 mm	0.65 mm	-	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm
端子位置	DUAL	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
处于峰值回流温度下的最长时间	30	30	-	30	30	30	30	30	30	30
宽度	10.16 mm	10.16 mm	-	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm

MT46V128M8TG-6T:A

MT46V128M8TG-6T:A概述

MT46V128M8TG-6T:A规格参数

文档预览

MT46V128M8TG-6T:A相似产品对比

推荐资源