电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HY57V161610ETP-55

产品描述Synchronous DRAM, 1MX16, 5ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50
产品类别存储    存储   
文件大小89KB,共13页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
标准
下载文档 详细参数 选型对比 全文预览

HY57V161610ETP-55概述

Synchronous DRAM, 1MX16, 5ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50

HY57V161610ETP-55规格参数

参数名称属性值
是否Rohs认证符合
厂商名称SK Hynix(海力士)
零件包装代码TSOP2
包装说明TSOP2, TSOP50,.46,32
针数50
Reach Compliance Codeunknown
ECCN代码EAR99
访问模式DUAL BANK PAGE BURST
最长访问时间5 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)183 MHz
I/O 类型COMMON
交错的突发长度1,2,4,8
JESD-30 代码R-PDSO-G50
JESD-609代码e6
长度20.968 mm
内存密度16777216 bit
内存集成电路类型SYNCHRONOUS DRAM
内存宽度16
功能数量1
端口数量1
端子数量50
字数1048576 words
字数代码1000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织1MX16
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TSOP2
封装等效代码TSOP50,.46,32
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度)260
电源3.3 V
认证状态Not Qualified
刷新周期4096
座面最大高度1.2 mm
自我刷新YES
连续突发长度1,2,4,8,FP
最大待机电流0.001 A
最大压摆率0.13 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3.15 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Bismuth (Sn/Bi)
端子形式GULL WING
端子节距0.8 mm
端子位置DUAL
处于峰值回流温度下的最长时间20
宽度10.16 mm

文档预览

下载PDF文档
HY57V161610E
2 Banks x 512K x 16 Bit Synchronous DRAM
DESCRIPTION
THE Hynix HY57V161610E is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic appli-
cations which require large memory density and high bandwidth. HY57V161610E is organized as 2banks of 524,288x16.
HY57V161610E is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized
with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or write cycles initi-
ated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A
burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a
new burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
FEATURES
Single 3.0V to 3.6V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin
pitch(Lead Free)
All inputs and outputs referenced to positive edge of system
clock
Data mask function by UDQM/LDQM
Internal two banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 and Full Page for Sequence Burst
- 1, 2, 4 and 8 for Interleave Burst
Programmable CAS Latency ; 1, 2, 3 Clocks
ORDERING INFORMATION
Part No.
HY57V161610ETP-5
HY57V161610ETP-55
HY57V161610ETP-6
HY57V161610ETP-7
HY57V161610ETP-8
HY57V161610ETP-10
HY57V161610ETP-15
Clock Frequency
200MHz
183MHz
166MHz
143MHz
125MHz
100MHz
66MHz
Organization
Interface
Package
2Banks x 512Kbits x 16
LVTTL
400mil
50pin TSOP II
Note :
1. V
DD
(min) of HY57V161610ETP-5/55 is 3.15V
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for
use of circuits described. No patent licenses are implied
Rev. 0.1 / Nov. 2003
1

HY57V161610ETP-55相似产品对比

HY57V161610ETP-55 HY57V161610ETP-15 HY57V161610ETP-7 HY57V161610ETP-6 HY57V161610ETP-8 HY57V161610ETP-5 HY57V161610ETP-10
描述 Synchronous DRAM, 1MX16, 5ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50 Synchronous DRAM, 1MX16, 7ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50 Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50 Synchronous DRAM, 1MX16, 5.5ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50 Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50 Synchronous DRAM, 1MX16, 4.5ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50 Synchronous DRAM, 1MX16, 7ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50
是否Rohs认证 符合 符合 符合 符合 符合 符合 符合
零件包装代码 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
包装说明 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32
针数 50 50 50 50 50 50 50
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
最长访问时间 5 ns 7 ns 6 ns 5.5 ns 6 ns 4.5 ns 7 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 183 MHz 66 MHz 143 MHz 166 MHz 125 MHz 200 MHz 100 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON
交错的突发长度 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
JESD-30 代码 R-PDSO-G50 R-PDSO-G50 R-PDSO-G50 R-PDSO-G50 R-PDSO-G50 R-PDSO-G50 R-PDSO-G50
JESD-609代码 e6 e6 e6 e6 e6 e6 e6
长度 20.968 mm 20.968 mm 20.968 mm 20.968 mm 20.968 mm 20.968 mm 20.968 mm
内存密度 16777216 bit 16777216 bit 16777216 bit 16777216 bit 16777216 bit 16777216 bit 16777216 bit
内存集成电路类型 SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
内存宽度 16 16 16 16 16 16 16
功能数量 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1
端子数量 50 50 50 50 50 50 50
字数 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words
字数代码 1000000 1000000 1000000 1000000 1000000 1000000 1000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 1MX16 1MX16 1MX16 1MX16 1MX16 1MX16 1MX16
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
封装等效代码 TSOP50,.46,32 TSOP50,.46,32 TSOP50,.46,32 TSOP50,.46,32 TSOP50,.46,32 TSOP50,.46,32 TSOP50,.46,32
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度) 260 260 260 260 260 260 260
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 4096 4096 4096 4096 4096 4096 4096
座面最大高度 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
自我刷新 YES YES YES YES YES YES YES
连续突发长度 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP
最大待机电流 0.001 A 0.001 A 0.001 A 0.001 A 0.001 A 0.001 A 0.001 A
最大压摆率 0.13 mA 0.1 mA 0.11 mA 0.12 mA 0.11 mA 0.13 mA 0.11 mA
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3.15 V 3 V 3 V 3 V 3 V 3.15 V 3 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi)
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 20 20 20 20 20 20 20
宽度 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
厂商名称 SK Hynix(海力士) - SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
问个Perl的问题
很简单的Perl程序:#!usr/bin/perl$circum = 2*3.141592654*12.5;print "$circum";文件名是e1可是我输入./e1.pl居然显示./e1: Permission denied.我又输入./e1还有e1.pl都是一样的结果,刚开始 ......
eeleader FPGA/CPLD
诚聘嵌入式软件工程师
猎头职位【福州】 岗位职责: 1、负责对产品的底层系统驱动、存储驱动等进行开发、维护、调试与验证; 2、进行电路系统设计、根据电路原理图,PCB进行嵌入式软件开发; 3、项目文档的编写 ......
ff318421749 求职招聘
关于I/O的困惑!
因为想写一只关于SATA I/O的程序,这几天一直混在www.t13.org,但通读了ATA-1,并没有发现命令寄存器与端口(1f0-1f7)的对应关系.(文档中只解释了每个寄存器的含义)。根本没提及端口(1f0-1 ......
zhanqianwen 嵌入式系统
单片机C程序延时精度研究
本帖最后由 paulhyde 于 2014-9-15 09:46 编辑 很实用的资料,有用的着的看看。 ...
suncloud 电子竞赛
忏愧的孩子
作为一个初学单片机孩子,刚开始还学的蛮有激情的,但是学到中断的时候,我被那些寄存器还有那些命令难道了,我也不知道为什么,反正是各种烦躁,学不进去了,于是我就把单片机放到一边去了。 ......
太阳上的骑士 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1539  256  2138  1391  2361  42  17  5  26  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved