电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

K4S510632B-TL75

产品描述Synchronous DRAM, 128MX4, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
产品类别存储    存储   
文件大小119KB,共11页
制造商SAMSUNG(三星)
官网地址http://www.samsung.com/Products/Semiconductor/
下载文档 详细参数 选型对比 全文预览

K4S510632B-TL75概述

Synchronous DRAM, 128MX4, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

K4S510632B-TL75规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称SAMSUNG(三星)
零件包装代码TSOP2
包装说明TSOP2, TSOP54,.46,32
针数54
Reach Compliance Codecompliant
ECCN代码EAR99
访问模式FOUR BANK PAGE BURST
最长访问时间5.4 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
交错的突发长度1,2,4,8
JESD-30 代码R-PDSO-G54
JESD-609代码e0
长度22.22 mm
内存密度536870912 bit
内存集成电路类型SYNCHRONOUS DRAM
内存宽度4
功能数量1
端口数量1
端子数量54
字数134217728 words
字数代码128000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织128MX4
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TSOP2
封装等效代码TSOP54,.46,32
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度)NOT SPECIFIED
电源3.3 V
认证状态Not Qualified
刷新周期8192
座面最大高度1.2 mm
自我刷新YES
连续突发长度1,2,4,8,FP
最大待机电流0.004 A
最大压摆率0.235 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.8 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度10.16 mm

K4S510632B-TL75文档预览

K4S510632B
Preliminary
CMOS SDRAM
Stacked 512Mbit SDRAM
32M x 4bit x 4 Banks
Synchronous DRAM
LVTTL
Revision 0.1
March 2001
* Samsung Electronics reserves the right to change products or specification without
Rev. 0.1 Mar.2001
K4S510632B
Preliminary
CMOS SDRAM
Revision History
Revision 0.0 (Feb., 2001)
Revision 0.1 (Mar,, 2001)
• Changed the input capacitance of CS0~1
Rev. 0.1 Mar.2001
K4S510632B
32M x 4Bit x 4 Banks Synchronous DRAM
FEATURES
• JEDEC standard 3.3V power supply
• LVTTL compatible with multiplexed address
• Four banks operation
• MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
• All inputs are sampled at the positive going edge of the system
clock.
• Burst read single-bit write operation
• DQM for masking
• Auto & self refresh
• 64ms refresh period (8K Cycle)
Preliminary
CMOS SDRAM
GENERAL DESCRIPTION
The K4S510632B is 536,870,912 bits synchronous high data rate
Dynamic RAM organized as 4 x 33,554,432 words by 4 bits, fabri-
cated with SAMSUNG's high performance CMOS technology. Syn-
chronous design allows precise cycle control with the use of
system clock I/O transactions are possible on every clock cycle.
Range of operating frequencies, programmable burst length and
programmable latencies allow the same device to be useful for a
variety of high bandwidth, high performance memory system appli-
cations.
ORDERING INFORMATION
Part No.
K4S510632B-TC/L75
K4S510632B-TC/L1H
K4S510632B-TC/L1L
Max Freq.
133MHz(CL=3)
100MHz(CL=2)
100MHz(CL=3)
LVTTL
Interface
Package
54pin
TSOP(II)
FUNCTIONAL BLOCK DIAGRAM
CLK,CAS,RAS
/WE,CKE,DQM
/CS1
64Mx4
64Mx4
/CS0
DQ0 ~ DQ3
A0~A12,BA0,BA1
* Samsung Electronics reserves the right to change products or specification without notice.
Staktek’ stacking technology is Samsung’ stacking technology of choice.
s
s
Rev. 0.1 Mar.2001
K4S510632B
PIN CONFIGURATION (Top view)
V
DD
N.C
V
DDQ
N.C
DQ0
V
SSQ
N.C
N.C
V
DDQ
N.C
DQ1
V
SSQ
N.C
V
DD
CS1
WE
CAS
RAS
CS0
BA0
BA1
A10/AP
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
N.C
V
SSQ
N.C
DQ3
V
DDQ
N.C
N.C
V
SSQ
N.C
DQ2
V
DDQ
N.C
V
SS
N.C/RFU
DQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
Preliminary
CMOS SDRAM
54Pin TSOP (II)
(400mil x 875mil)
(0.8 mm Pin pitch)
PIN FUNCTION DESCRIPTION
Pin
CLK
CS0~1
Name
System clock
Chip select
Input Function
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
Row/column addresses are multiplexed on the same pins.
Row address : RA
0
~ RA
12
, Column address : CA
0
~ CA
9,
CA
11
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active.
Data inputs/outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
CKE
Clock enable
A
0
~ A
12
BA
0
~ BA
1
RAS
CAS
WE
DQM
DQ
0
~
3
V
DD
/V
SS
V
DDQ
/V
SSQ
Address
Bank select address
Row address strobe
Column address strobe
Write enable
Data input/output mask
Data input/output
Power supply/ground
Data output power/ground
Rev. 0.1 Mar.2001
K4S510632B
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on any pin relative to Vss
Voltage on V
DD
supply relative to Vss
Storage temperature
Power dissipation
Short circuit current
Symbol
V
IN
, V
OUT
V
DD
, V
DDQ
T
STG
P
D
I
OS
Value
-1.0 ~ 4.6
-1.0 ~ 4.6
-55 ~ +150
2
50
Preliminary
CMOS SDRAM
Unit
V
V
°C
W
mA
Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITIONS
Recommended operating conditions (Voltage referenced to V
SS
= 0V, T
A
= 0 to 70°C)
Parameter
Supply voltage
Input logic high voltage
Input logic low voltage
Output logic high voltage
Output logic low voltage
Input leakage current
Symbol
V
DD
, V
DDQ
V
IH
V
IL
V
OH
V
OL
I
LI
Min
3.0
2.0
-0.3
2.4
-
-10
Typ
3.3
3.0
0
-
-
-
Max
3.6
V
DD
+0.3
0.8
-
0.4
10
Unit
V
V
V
V
V
uA
1
2
I
OH
= -2mA
I
OL
= 2mA
3
Note
Notes : 1. V
IH
(max) = 5.6V AC. The overshoot voltage duration is
3ns.
2. V
IL
(min) = -2.0V AC. The undershoot voltage duration is
3ns.
3. Any input 0V
V
IN
V
DDQ
.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
CAPACITANCE
Clock
RAS, CAS, WE, DQM
Address,CKE
CS0~1
DQ
0
~ DQ
8
(V
DD
= 3.3V, T
A
= 23°C, f = 1MHz, V
REF
=1.4V
±
200 mV)
Pin
Symbol
C
CLK
C
IN
C
ADD
C
cs
C
OUT
Min
5.0
5.0
5.0
2.5
8.0
Max
9.0
10.0
10.0
6.5
14.0
Unit
pF
pF
pF
pF
pF
Note
Rev. 0.1 Mar.2001

K4S510632B-TL75相似产品对比

K4S510632B-TL75 K4S510632B-TL1H K4S510632B-TC1H K4S510632B-TC75 K4S510632B-TL1L K4S510632B-TC1L
描述 Synchronous DRAM, 128MX4, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 128MX4, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 128MX4, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 128MX4, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 128MX4, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 128MX4, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合
厂商名称 SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星)
零件包装代码 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
包装说明 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32
针数 54 54 54 54 54 54
Reach Compliance Code compliant compliant compliant compliant compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
最长访问时间 5.4 ns 6 ns 6 ns 5.4 ns 6 ns 6 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 100 MHz 100 MHz 133 MHz 100 MHz 100 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON
交错的突发长度 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
JESD-30 代码 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54
JESD-609代码 e0 e0 e0 e0 e0 e0
长度 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm
内存密度 536870912 bit 536870912 bit 536870912 bit 536870912 bit 536870912 bit 536870912 bit
内存集成电路类型 SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
内存宽度 4 4 4 4 4 4
功能数量 1 1 1 1 1 1
端口数量 1 1 1 1 1 1
端子数量 54 54 54 54 54 54
字数 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words
字数代码 128000000 128000000 128000000 128000000 128000000 128000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 128MX4 128MX4 128MX4 128MX4 128MX4 128MX4
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
封装等效代码 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 8192 8192 8192 8192 8192 8192
座面最大高度 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
自我刷新 YES YES YES YES YES YES
连续突发长度 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP
最大待机电流 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A
最大压摆率 0.235 mA 0.225 mA 0.225 mA 0.235 mA 0.225 mA 0.225 mA
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
宽度 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
定时、中断练习一
1、利用定时器实现灯的闪烁 在学单片机时我们第一个例子就是灯的闪烁,那是用延时程序做的,现在回想起来,这样做不很恰当,为什么呢?我们的主程序做了灯的闪烁,就不能再干其它的事了,难 ......
rain 单片机
STM32最小系统板没有合适驱动
我电脑是Win8.1的,我将下载器同STM32F10ZET6的最小系统板连接,插到USB口上,我从任务管理器看一直是连接不上,我打开属性看说是驱动程序版本不可用,我就是下载的8.1的驱动程序,是不是下载器 ......
Forget. stm32/stm8
物联网的低功耗广域网络替代方案
诸如WiFi,ZigBee和蓝牙等无线网络技术适用于物联网(IoT)的消费者应用,但许多工业和其他物联网应用需要在这些技术可以处理的范围内运行。传统上,蜂窝和卫星机器对机器(M2M)技术填补了这 ......
朗锐智科 无线连接
帮忙分析出转换板上的IC型号
帮忙分析出转换板上的IC型号 这是一块RGB+SYNC转色差分量输出的成品板。但上边的IC型号被产家磨掉了。看不出来。我也找了好久没找到有可以直接RGBS转色差的IC。希望有高手帮忙分析下。 59 ......
勋勋 模拟电子
【C2000 LaunchPad】单相交流电压+电流表__显示升级
显示由1206升级到12864(控制器T7920)。下午就放假了,就当节前的礼物吧。 附上12864驱动 130427...
ltbytyn 微控制器 MCU
《51单片机轻松入门—基于STC15W4K系列》配套视频与例程地址更新
由于百度网盘的原因,《51单片机轻松入门—基于STC15W4K系列》配套视频与例程下载网盘地址发生了变化,新网盘地址见附件首页。大家在学习中遇到什么问题也都可以在本论坛提问或本帖跟帖。319915 ......
xgliyouquan 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 877  2255  2924  722  1755  18  46  59  15  36 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved