电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY2LL842ZIT

产品描述Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 4.40 MM, TSSOP-16
产品类别模拟混合信号IC    驱动程序和接口   
文件大小159KB,共14页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY2LL842ZIT概述

Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 4.40 MM, TSSOP-16

CY2LL842ZIT规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Cypress(赛普拉斯)
零件包装代码TSSOP
包装说明TSSOP, TSSOP16,.25
针数16
Reach Compliance Codenot_compliant
ECCN代码EAR99
差分输出YES
驱动器位数2
输入特性DIFFERENTIAL
接口集成电路类型LINE TRANSCEIVER
接口标准EIA-644; TIA-644
JESD-30 代码R-PDSO-G16
JESD-609代码e0
长度5 mm
功能数量2
端子数量16
最高工作温度85 °C
最低工作温度-40 °C
最小输出摆幅0.247 V
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装等效代码TSSOP16,.25
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)NOT SPECIFIED
电源3.3 V
认证状态Not Qualified
最大接收延迟6 ns
接收器位数2
座面最大高度1.1 mm
最大压摆率25 mA
最大供电电压3.6 V
最小供电电压3 V
标称供电电压3.3 V
表面贴装YES
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.65 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
最大传输延迟6 ns
宽度4.4 mm

CY2LL842ZIT文档预览

ComLink™ Series
CY2LL842
Two-channel LVDS Repeater/Mux
Features
ANSI TIA/EIA-644-1995-compliant
Does not exceed Belcore 802.3 standards
Operation at => 350 MHz–700 Mbps
Single 2 × 2
Low-voltage differential signaling (LVDS) with output
voltages of
±
350 mV into 100-ohm load version (Std)
Single 3.3V supply
Accepts
±
350 mV differential inputs
Output drivers are high-impedance when disabled or
when V
DD
1.5V
16-pin SOIC/TSSOP packages
Industrial version available
Description
The CYPRESS CY2LL842 are differential line drivers and
receivers that utilize LVDS to achieve signaling rates of 650
Mbs. The receiver outputs can be switched to either or both
drivers thru the multiplexer control signals S0/S1. This
provides flexibility in application for either a splitter or router
configuration with a single device.
The CYPRESS CY2LL842 is configured as a single
two-channel repeater/Mux.
The LVDS standard provides a minimum differential output
voltage of 247 mV into a 100-ohm load and receipt of as little
as 100-mV signals with up to 1V of DC offset between trans-
mitter and receiver.
A doubly terminated bus LVDS line enables multipoint config-
urations.
Designed for both point to point based-band multi-point data
transmission over controlled impedance lines.
Block Diagram
Pin Configuration
1B
VDD
1DE
1A
S0
1A
1B
2A
2B
1Y
1Z
2Y
2Z
1DE
S1
2A
2B
GND
GND
2DE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
VDD
1Y
1Z
2DE
2Z
2Y
GND
S0 S1
16 pin SOIC/TSSOP
Cypress Semiconductor Corporation
Document #: 38-07063 Rev. **
3901 North First Street
San Jose
CY2LL842
CA 95134 • 408-943-2600
Revised July 29, 2002
ComLink™ Series
CY2LL842
Pin Description
Pin Number
1,2
3
4
5
6,7
8,9
10,11
12
14,13
15,16
Pin Name
1B, 1A
S0
1DE
S1
2A, 2B
Differential Input Channel 1
Function Select 0
Data Enable Channel 1
Function Select 1
Differential Input Channel 2
Ground
Differential Output Channel 2
Data Enable Channel 2
Differential Output Channel 1
Supply Voltage
Output
[1]
S1
0
0
1
1
1Y/1Z
1A/1B
2A/2B
1A/1B
2A/2B
2Y/2Z
1A/1B
2A/2B
2A/2B
1A/1B
–0.5V to 4V
–0.5V to 6.0V
–0.5V to V
DD
+0.5V
Class 3, A: 2KV, B: 500V
–65°C to 150°C
Pin Description
G
ND
2Y, 2Z
2DE
IY, 1Z
V
DD
Input
Table 1. Mux Function Table
Function
Splitter A
Splitter B
Pass Thru Router
Cross Point Router
S0
0
1
0
1
Table 2. Absolute Maximum Rating Over Operating Free-air Temperature
[2]
Supply Voltage Range, V
DD
(1)
Voltage Range (DE,S0,S1)
Input Voltage Range, V
IN
(A or B)
ESD (All pins)
Storage Temperature Range
Table 3. Recommended Operating Conditions
Parameter
V
DD
V
IH
V
IL
V
ID
V
IC
T
A
Parameter
VITH+
VITH-
II
II
II (Off)
Description
Supply Voltage
High-level Input Voltage
(S0,S1,1DE,2DE)
Low-level Input Voltage
(S0,S1,1DE,2DE)
Magnitude of Differential Input Voltage
0.1
Common Mode Input Voltage
( see
Figure 6,Figure 7,
and
Figure 8)
V
ID
/2
Operating Free Air Temperature
–40
Description
Positive-going Differential Input Voltage Threshold
Negative-going Differential Input Voltage Threshold
Input Current ( A Inputs)
Input Current (B Inputs)
Power-off Current (A or B Inputs)
Test Conditilons
V
CM
= 1.2V
V
CM
= 1.2V
VI = 0V
VI = 2.4V
VI = 0.8V
VI = 2.4V
V
DD
= 0V
Min.
3
2
Typ.
3.3
Max.
3.6
0.8
0.6
2.4–(VID/2)
85
Typ.
Max.
100
–10
–10
10
10
10
Unit
V
°C
Unit
mV
mV
uA
uA
uA
uA
uA
Table 4. Receiver Electrical Characteristics Over Recommended Operating Conditions
Min.
–100
–0.5
0.5
0.1
Notes:
1. See
Figure 1.
2. Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only
and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Document #: 38-07063 Rev. **
Page 2 of 14
ComLink™ Series
CY2LL842
Table 5. Receiver Electrical Characteristics Over Recommended Operating Conditions
Parameter
V
OD
~V
OD
V
OC
(SS)
~V
OC
(SS)
V
OC
(PP)
I
CC
Description
Differential Output Voltage Swing
Change in differential Output Voltage Swing
between logic states
Steady State Common-mode output voltage
Change in Steady State Common-mode
output between logic states
Peak to Peak Common-mode output voltage
Supply Current
No load f = 100 MHz
RL = 100 ohm f = 100 MHz
Both Channels Disabled f = 100 MHz
I
H
I
IL
I
OS
I
OZ
C
in
High-level Input Current
Low-level Input Current
Short-circuit Current
High-impedance Output Current
Input Capacitance
Control Input Capacitance
S0,S1,DE
S0,S1,DE
V
IH
= 5V
V
IL
= 0.8V
V
OY
or V
0Z
= 0V
V
OD
= 0V
V
OD
= 60mV
V
O
= 0V or V
DD
1A, 1B, 2A, 2B
S0, S1, 1DE, 2DE
0.1
0.1
3
8
20
5
20
20
1
1
pF
pF
uA
See
Figure 10
Test Conditions
RL = 100 Ohm
See
Figure 9
Min. Typ. Max. Unit
247
–50
1.125
–50
3
340
454
50
1.375
50
150
25
25
20
mV
mV
V
mV
mV
mA
mA
mA
uA
uA
mA
Table 6. Differential Receiver to Driver Switching Characteristics Over Recommended Operating Conditions
[4]
Parameter
T
PLH
T
PHL
T
sk(p)
T
r
T
f
T
PHZ
T
PLZ
T
PZH
T
PZL
T
PHL_skR1_Dx
T
PLH_skR1_Dx
T
PPHL_skR2_Dx
T
PLH_skR2_Dx
D
J
(P-P)
Description
Differential Propagation delay, low to high
Differential Propagation delay, high to low
Pulse Skew ( T
PHL
–T
PLH
)
Transition Low to High
Transition High to Low
Propagation delay, high-level to high-impedance output
Propagation delay, low-level to high-impedance output
Propagation delay, high-impedance to high-level output
Propagation delay, high-impedance to low-level output
Channel to Channel skew-receiver 1 to Any mux related
drivers
Channel to Channel skew-receiver 1 to Any mux related
drivers
Channel to Channel skew-receiver 2 to Any mux related
drivers
Channel to Channel skew-receiver 2 to Any mux related
drivers
Deterministic Jitter (100 MHz 25C VID = 0.4 So,S1=00)
PRBS Differential
(see
Figure 12)
Test Conditions
CL = 10 pF
(see
Figure 11)
Min.
Typ.
[3]
4
4
0.2
800
800
4
4.3
3
2
95
95
95
95
95
1500
1500
10
10
10
10
Max.
6
6
Unit
nS
nS
nS
pS
pS
nS
nS
nS
nS
pS
pS
pS
pS
pS
Notes:
3. All typical values are measured at 25°C with a 3.3V supply.
4. These parameters are measured over supply voltage and temperature ranges recommended for the device.
Document #: 38-07063 Rev. **
Page 3 of 14
ComLink™ Series
CY2LL842
High-frequency Parametrics
Parameter
Fmax
Description
Test Conditions
Min.
Typ.
Max.
400
Unit
MHz
Maximum frequency V
DD
= 3.3V 50% duty cycle tW(50–50)
Standard Load Circuit.
Router Options
S 0/S 1
Splitter O ptions
S 0/S1
1A /1B
1Y/1Z
1A/1B
1Y/1Z
Cross
Point
Router
Splitter A
2A/2B
2Y /2Z
2A/2B
2Y/2Z
1A /1B
1Y/1Z
Pass
Thru
Router
1A/1B
1Y/1Z
Splitter B
2A /2B
2Y /2Z
2A/2B
2Y/2Z
S 0/S 1
S 0/S1
Figure 1. 2 Channel Cross Point Switch/Mux
Document #: 38-07063 Rev. **
Page 4 of 14
ComLink™ Series
CY2LL842
Dynamic IDD CY2LL842C
VID=0.4, VIC=1.2V S0, S1=00
Temp = 25°C
45.00
40.00
35.00
Idd (mA)
Dynamic IDD CY2LL842C
VID=0.4, VIC=1.2V S0, S1=01
Temp = 25°C
45.00
40.00
35.00
Idd (mA)
Vdd=3.00V
30.00
25.00
20.00
15.00
50
100
150
200
250
300
350
400
Fin (MHz)
Vdd=3.30V
Vdd=3.60V
30.00
25.00
Vdd=3.00V
20.00
15.00
50
100
150
200
250
300
Vdd=3.30V
Vdd=3.60V
350
400
Fin (MHz)
Dynamic IDD CY2LL842C
VID=0.4, VIC=1.2V S0, S1=00
Temp = 85°C
45.00
40.00
35.00
Idd (mA)
Idd (mA)
Dynamic IDD CY2LL842C
VID=0.4, VIC=1.2V S0, S1=01
Temp = 85°C
45.00
40.00
35.00
30.00
25.00
Vdd=3.00V
30.00
25.00
20.00
15.00
50
100
150
200
250
300
350
400
Fin (MHz)
Vdd=3.00V
Vdd=3.30V
Vdd=3.60V
20.00
15.00
50
100
150
200
250
300
Vdd=3.30V
Vdd=3.60V
350
400
Fin (MHz)
Figure 2. IDD vs. Frequency
Document #: 38-07063 Rev. **
Page 5 of 14

CY2LL842ZIT相似产品对比

CY2LL842ZIT CY2LL842SCT CY2LL842SC CY2LL842SIT CY2LL842SI CY2LL842ZCT CY2LL842ZC CY2LL842ZI
描述 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 4.40 MM, TSSOP-16 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 0.150 INCH, SOIC-16 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 0.150 INCH, SOIC-16 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 0.150 INCH, SOIC-16 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 0.150 INCH, SOIC-16 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 4.40 MM, TSSOP-16 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 4.40 MM, TSSOP-16 Line Transceiver, 2 Func, 2 Driver, 2 Rcvr, PDSO16, 4.40 MM, TSSOP-16
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合
厂商名称 Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯)
零件包装代码 TSSOP SOIC SOIC SOIC SOIC TSSOP TSSOP TSSOP
包装说明 TSSOP, TSSOP16,.25 SOP, SOP16,.25 SOP, SOP16,.25 SOP, SOP16,.25 SOP, SOP16,.25 TSSOP, TSSOP16,.25 TSSOP, TSSOP16,.25 TSSOP, TSSOP16,.25
针数 16 16 16 16 16 16 16 16
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
差分输出 YES YES YES YES YES YES YES YES
驱动器位数 2 2 2 2 2 2 2 2
输入特性 DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL
接口集成电路类型 LINE TRANSCEIVER LINE TRANSCEIVER LINE TRANSCEIVER LINE TRANSCEIVER LINE TRANSCEIVER LINE TRANSCEIVER LINE TRANSCEIVER LINE TRANSCEIVER
接口标准 EIA-644; TIA-644 EIA-644; TIA-644 EIA-644; TIA-644 EIA-644; TIA-644 EIA-644; TIA-644 EIA-644; TIA-644 EIA-644; TIA-644 EIA-644; TIA-644
JESD-30 代码 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0
长度 5 mm 9.8933 mm 9.8933 mm 9.8933 mm 9.8933 mm 5 mm 5 mm 5 mm
功能数量 2 2 2 2 2 2 2 2
端子数量 16 16 16 16 16 16 16 16
最高工作温度 85 °C 70 °C 70 °C 85 °C 85 °C 70 °C 70 °C 85 °C
最小输出摆幅 0.247 V 0.247 V 0.247 V 0.247 V 0.247 V 0.247 V 0.247 V 0.247 V
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSSOP SOP SOP SOP SOP TSSOP TSSOP TSSOP
封装等效代码 TSSOP16,.25 SOP16,.25 SOP16,.25 SOP16,.25 SOP16,.25 TSSOP16,.25 TSSOP16,.25 TSSOP16,.25
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
最大接收延迟 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns
接收器位数 2 2 2 2 2 2 2 2
座面最大高度 1.1 mm 1.7272 mm 1.7272 mm 1.7272 mm 1.7272 mm 1.1 mm 1.1 mm 1.1 mm
最大压摆率 25 mA 25 mA 25 mA 25 mA 25 mA 25 mA 25 mA 25 mA
最大供电电压 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
标称供电电压 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES
温度等级 INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.65 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 0.65 mm 0.65 mm 0.65 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
最大传输延迟 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns
宽度 4.4 mm 3.899 mm 3.899 mm 3.899 mm 3.899 mm 4.4 mm 4.4 mm 4.4 mm
Allegro实用技巧之模块复用
作者:ASDK 需求分析:使用Allegro软件进行PCB Layout设计时,当电路图中有很多路相同的模块,使用模块复用的的操作方法,可以显著提高工作效率,同时也可以使PCB布局在整体上显得美观。下面来 ......
okhxyyo PCB设计
FPGA 设计中的编程技巧
539520 ...
至芯科技FPGA大牛 FPGA/CPLD
Stellaris系列实验例程——IAR5.11实验例程
39344...
chenzhufly 微控制器 MCU
怎么阅读芯片资料
刚开始看芯片资料,问几个简单的问题: 如三星S3C2440为例: http://img383.ph.126.net/wt3mvBbwGgxy2FxJ8dZVSw==/961799995421380884.jpg http://img383.ph.126.net/fFo0yXRY1rDvrki0VeQaug ......
tianxueqing08 嵌入式系统
【SAMR21新玩法】13. 读取X-NUCLEO-IKS01A3的传感器
前一段时间论坛进行了ST的X-NUCLEO-IKS01A3评测活动,我也有幸参与,还编写了MakeCode驱动,正好借此机会测试一下。 X-NUCLEO-IKS01A3使用了I2C与外部连接,因此只需要将I2C连接到SAMR21 ......
dcexpert MicroPython开源版块
【2022得捷电子创新设计大赛】基于人脸识别的测温仪-作品提交
基于人脸识别的测温仪 作者:EEWorld-筱笙。。 一、作品简介(100-200字)(设计名称、作品照片、功能介绍等。) 本作品为基于人脸识别的测温仪,作品外观为测温枪型,作品主要由Sipee ......
筱笙。。 DigiKey得捷技术专区

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 812  1853  1354  1060  931  12  53  19  45  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved