电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GTTLDL150MX

产品描述Active Delay Line, 1-Func, 5-Tap, True Output, TTL, CDSO8, CERAMIC, MODULE, SMT-8
产品类别逻辑    逻辑   
文件大小98KB,共2页
制造商Pulse Electronics
下载文档 详细参数 全文预览

GTTLDL150MX概述

Active Delay Line, 1-Func, 5-Tap, True Output, TTL, CDSO8, CERAMIC, MODULE, SMT-8

GTTLDL150MX规格参数

参数名称属性值
厂商名称Pulse Electronics
零件包装代码SOIC
包装说明CERAMIC, MODULE, SMT-8
针数8
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性SCREENED TO 38510; MAX RISE TIME CAPTURED; TEMP. COEFF. SPECIFIED OVER 0 TO 70 DEG. CEL.
系列TTL
JESD-30 代码R-CDSO-G8
逻辑集成电路类型ACTIVE DELAY LINE
功能数量1
抽头/阶步数5
端子数量8
最高工作温度125 °C
最低工作温度-55 °C
输出极性TRUE
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码SOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE
认证状态Not Qualified
座面最大高度6.477 mm
标称供电电压 (Vsup)5 V
表面贴装YES
技术TTL
温度等级MILITARY
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
总延迟标称(td)150 ns

文档预览

下载PDF文档
Special-Package
High-Performance
Surface-Mount TTL Delay Lines
n
Five equal taps in 20% increments of total delay.
n
Lumped constant, active series.
n
Transfer-molded packaging for highest reliability.
GCTTLDL,
GTTLDL
n
Military models with temperature range -55 to
n
Designed for leading edge timing. Trailing edge
timing available.
n
Supports Schottky TTL, FAST, and FACT logics.
n
Fanout 1 -- 20 loads; logic 0 -- 10 loads.
n
Temperature coefficient +2 ns or +4% (whichever is
greater) at maximum delay, 0 to 70oC.
+125
o
C and ceramic package IC to meet MIL-STD-
883C, but not screened to that specification, add
suffix “M” to part number.
n
Military models as above, but with ceramic package
IC screened to MIL-STD 883C and 38510, add
suffix “MX” to part number.
n
Military models as “MX” above, but with in-house
burn-in and thermal shock, add suffix “MY”.
1/8”
HEIGHT
ALL TAPS
GCTTLL SURFACE-MOUNT 5-TAP DELAY LINES
T ECH NITROL
PART NO.
GCT TLDL025AM X
GCT TLDL050AM X
GCT TLDL075AM X
GCT TLDL100AM X
GCT TLDL125AM X
GCT TLDL150AM X
GCT TLDL200AM X
TAP D ELA YS (ns)
T
D
1
D
5.0
10.0
15.0
20.0
25.0
30.00
40.00
T
D
2
D
10.0
20.0
30.0
40.0
50.0
60.0
80.0
T
D
3
D
15.0
30.0
45.0
60.0
75.0
90.0
120.0
T
D
4
D
20.0
40.0
60.0
80.0
100.0
120.0
160.0
T
D
5
D
25.0
50.0
75.0
100.0
125.0
150.0
200.0
T
RO
RO
2.0
2.0
2.0
2.0
2.0
2.0
2.0
T
FO
FO
2.0
2.0
2.0
5.0
6.0
7.0
8.0
For TTL delay
lines qualified
to MIL-D-83532,
refer to PSC
information
sheet entitled
“QPL Active
Delay Lines.”
Delay Characteristics measured at Vcc = 5.0V, 25
o
C, no load.
Delay Tolerance +2 ns or 5%, whichever is greater.
Rise time measured @ 0.8V to 2.0V levels.
For minimum input pulse width -- contact factory.
MECHANICAL OUTLINE
SCHEMATIC
Notes
n
Pin numbers shown are for reference only
and are not necessarily marked on unit.
n
Lead material is electro tin plated
(alloy 42) or solder dipped.
n
Only the pins specified in the schematics
are provided with each package.
n
All specifications are subject to
change without notice.
TWO PEARL BUCK COURT
l
BRISTOL, PA 19007-6812
l
TEL 215-781-6400
l
FAX 215-781-6403
l
www.pulsespecialty.com

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1033  1283  1723  720  704  21  26  35  15  38 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved