Datasheet> 器件分类 > 逻辑> 逻辑> 74LV138D,112

文档预览

74LV138D,112: 产品描述LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16; 产品类别逻辑逻辑; 文件大小106KB，共17页; 制造商NXP(恩智浦); 官网地址https://www.nxp.com; 标准

下载文档详细参数选型对比全文预览

74LV138D,112概述

LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16

LV/LV-A/LVX/H系列, 其他解码器/驱动器, 反向输出, PDSO16

74LV138D,112规格参数

参数名称	属性值
Brand Name	NXP Semiconduc
是否Rohs认证	符合
厂商名称	NXP(恩智浦)
零件包装代码	SOP
包装说明	3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16
针数	16
制造商包装代码	SOT109-1
Reach Compliance Code	compli
其他特性	3 ENABLE INPUTS
系列	LV/LV-A/LVX/H
输入调节	STANDARD
JESD-30 代码	R-PDSO-G16
长度	9.9 mm
负载电容（CL）	50 pF
逻辑集成电路类型	OTHER DECODER/DRIVER
最大I（ol）	0.006 A
湿度敏感等级	1
功能数量	1
端子数量	16
最高工作温度	125 °C
最低工作温度	-40 °C
输出极性	INVERTED
封装主体材料	PLASTIC/EPOXY
封装代码	SOP
封装等效代码	SOP16,.25
封装形状	RECTANGULAR
封装形式	SMALL OUTLINE
峰值回流温度（摄氏度）	260
电源	3.3 V
Prop。Delay @ Nom-Su	32 ns
传播延迟（tpd）	32 ns
认证状态	Not Qualified
座面最大高度	1.75 mm
最大供电电压 (Vsup)	5.5 V
最小供电电压 (Vsup)	1 V
标称供电电压 (Vsup)	3.3 V
表面贴装	YES
技术	CMOS
温度等级	AUTOMOTIVE
端子面层	NICKEL/PALLADIUM/GOLD (NI/PD/AU)
端子形式	GULL WING
端子节距	1.27 mm
端子位置	DUAL
处于峰值回流温度下的最长时间	30
宽度	3.9 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

74LV138

3-to-8 line decoder/demultiplexer; inverting

Rev. 03 — 15 November 2007

Product data sheet

1. General description

The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible

with 74HC138 and 74HCT138.

The 74LV138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted

address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive

active LOW outputs (Y0 to Y7).

There are three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3).

Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion of the device to a 1-of-32

(5 lines to 32 lines) decoder with just four 74LV138 devices and one inverter. The

74LV138 can be used as an eight output demultiplexer by using one of the active LOW

enable inputs as the data input and the remaining enable inputs as strobes. Unused

enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

2. Features

Wide operating voltage: 1.0 V to 5.5 V

Optimized for low voltage applications: 1.0 V to 3.6 V

Accepts TTL input levels between V

= 2.7 V and V

= 3.6 V

Typical output ground bounce < 0.8 V at V

= 3.3 V and T

amb

= 25

°C

Typical HIGH-level output voltage (V

) undershoot: > 2 V at V

= 3.3 V and

amb

= 25

°C

Demultiplexing capability

Multiple input enable for easy expansion

Ideal for memory chip select decoding

Active LOW mutually exclusive outputs

ESD protection:

HBM JESD22-A114E exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

Multiple package options

Speciﬁed from

−40 °C

to +85

°C

and from

−40 °C

to +125

°C

74LV138D,112相似产品对比

	74LV138D,112	74LV138D,118	74LV138DB,118	74LV138PW,112	74LV138PW/G,118
描述	LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16	LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16	LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16	LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16	LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16
Brand Name	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc
厂商名称	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)
零件包装代码	SOP	SOP	SSOP1	TSSOP	TSSOP
包装说明	3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16	3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16	5.30 MM, PLASTIC, MO-150, SOT338-1, SSOP-16	TSSOP, TSSOP16,.25	4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16
针数	16	16	16	16	16
制造商包装代码	SOT109-1	SOT109-1	SOT338-1	SOT403-1	SOT403-1
Reach Compliance Code	compli	compli	unknow	compli	unknow
Base Number Matches	1	1	1	1	1
是否Rohs认证	符合	符合	符合	符合	-
其他特性	3 ENABLE INPUTS	3 ENABLE INPUTS	3 ENABLE INPUTS	3 ENABLE INPUTS	-
系列	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	-
输入调节	STANDARD	STANDARD	STANDARD	STANDARD	-
JESD-30 代码	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	-
长度	9.9 mm	9.9 mm	6.2 mm	5 mm	-
负载电容（CL）	50 pF	50 pF	50 pF	50 pF	-
逻辑集成电路类型	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER	-
最大I（ol）	0.006 A	0.006 A	-	0.006 A	-
湿度敏感等级	1	1	1	1	-
功能数量	1	1	1	1	-
端子数量	16	16	16	16	-
最高工作温度	125 °C	125 °C	125 °C	125 °C	-
最低工作温度	-40 °C	-40 °C	-40 °C	-40 °C	-
输出极性	INVERTED	INVERTED	INVERTED	INVERTED	-
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
封装代码	SOP	SOP	SSOP	TSSOP	-
封装等效代码	SOP16,.25	SOP16,.25	-	TSSOP16,.25	-
封装形状	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
封装形式	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-
峰值回流温度（摄氏度）	260	260	260	260	-
电源	3.3 V	3.3 V	-	3.3 V	-
Prop。Delay @ Nom-Su	32 ns	32 ns	-	32 ns	-
传播延迟（tpd）	32 ns	32 ns	32 ns	32 ns	-
认证状态	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
座面最大高度	1.75 mm	1.75 mm	2 mm	1.1 mm	-
最大供电电压 (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	-
最小供电电压 (Vsup)	1 V	1 V	1 V	1 V	-
标称供电电压 (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	-
表面贴装	YES	YES	YES	YES	-
技术	CMOS	CMOS	CMOS	CMOS	-
温度等级	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	-
端子面层	NICKEL/PALLADIUM/GOLD (NI/PD/AU)	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	-
端子形式	GULL WING	GULL WING	GULL WING	GULL WING	-
端子节距	1.27 mm	1.27 mm	0.65 mm	0.65 mm	-
端子位置	DUAL	DUAL	DUAL	DUAL	-
处于峰值回流温度下的最长时间	30	30	30	30	-
宽度	3.9 mm	3.9 mm	5.3 mm	4.4 mm	-
JESD-609代码	-	e4	e4	e4	-

74LV138D,112

74LV138D,112概述

74LV138D,112规格参数

文档预览

74LV138D,112相似产品对比

推荐资源