TM-056
Integrated Timing Solution
The TM-056 is a compact Timing Module, which functions as a complete system clock solution for general Stratum 3 timing applications. The
TM-056 uses Vectron’s Digital and Analog Phase Locked Loop (DPLL and APLL) technology and can lock to 2 reference frequencies automatically.
The module has dual output clocks ranging from 8 kHz to 77.76 MHz. Simple control interface with comprehensive state engine, status and
alarm indications and fully automatic operation makes seamless system integration of the TM-056 module.
Features
• Single module Statum 3 synchronization solution.
• Complies with Telcordia GR-1244/GR-253 and ITU-T G.812/G.813
recommendations.
• Supports Free-run, Holdover and Lock modes.
• Accepts 2 reference inputs from frequency range 8kHz to 77.76MHz.
• Continuously monitors and evaluates both input reference signals
simultaneously.
• Provides two synchronized outputs with frequency range up to 77.76MHz.
• On board OCXO that provides excellent stability in Freerun and Holdover
mode.
• Loop filtering utilizing DPLL.
• Automatic “hit-less” switchover on loss of input.
• Holdover mode with 90 seconds of history.
• Alarms and status signals.
• Easy to use control interface and JTAG port for factory programming.
• Small dimensions 1.9” x 1.9” x 0.55”.
• Product is compliant to RoHS directive and fully compatible with lead free
assembly.
Applications
•
•
•
•
•
•
•
•
•
Multi-service Switches and Routers
ATM
Gateway
Access
EDGE
Core
SONET
SDH
DWDM
Block Diagram
OCXO
EX REF 1
EX REF 2
Reference
Monitor
and
Selection
DPLL
APLL
Output
Dividers
OUT 1
OUT 2
CNT 1
CNT 2
CPU
HOLDOVER
REF 1
REF 2
FREERUN
ALARM
UNLOCK
Vectron International • 267 Lowell Road Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Road, Hudson
Description
The TM-056 is based on a digital PLL (DPLL) that performs filtering of input signals, and is complemented by an analog PLL (APLL) required to
deliver high quality output signals. The most critical element of the TM-056 is the DPLL that generates a phase-locked clock, filters jitter and
wander and suppresses input phase transients. All of these features are in agreement with international standards. The DPLL supports three
mandatory modes of operation. (Free-run, Lock and Holdover). Each of these modes places specific requirements on the building blocks of the
DPLL.
In Free-run mode the output is locked to an internal OCXO, and therefore timing and synchronization signals are based on the accuracy of
on-board oscillators. This mode is typically used when a master clock source is required, not valid history of data for the Holdover mode, or
immediately following system power-up before network synchronization is achieved.
In Holdover mode, the TM-056 generates a clock based on data collected from past reference signals when the module was locked. The
Holdover mode is typically used when no external reference is available. The stability of the output signal in Holdover mode depends of the
stability of the on-board oscillator. By default the TM-056 uses an OCXO as an on-board oscillator, but other type of oscillators are available on
request.
In Lock mode the device can be locked to one of two external reference signals. The Lock mode is typically used when a slave clock source
synchronized to the network is required. In this mode the TM-056 provides timing signals which are synchronized to one of two reference inputs
(i.e. REF1 or REF2). The input reference signals may have a variety of nominal frequencies, which are specified by customers.
Both input references are continuously monitored and evaluated by the module in terms of presence and frequency offset relative to the local
oscillator. The TM-056 rejects all reference signals that are out of the frequency range of approximately ±17ppm. A reference will be qualified if
the signal is present and within the frequency limit for more than approximately 20s.
The TM-056 dynamically changes the loop bandwidth according to the status of the DPLL. There are three stages for the DPLL to be locked. The
first stage is frequency acquisition that runs until the frequency becomes equal to the reference. The second stage is phase acquisition that runs
until a new phase reference is determined. The third stage is tracking when the DPLL is locked and tracks the phase reference with very low loop
bandwidth. This method with three stages ensures a minimum locking time and minimum phase jumps and shifts during rearrangement.
The phase data is continuously collected for the history buffer during the time when the unit is locked to any of the input references. The history
buffer is actually a circular buffer in memory that keeps valid phase data for Holdover mode for the last 90 seconds of operation. When the
TM-056 enters Holdover mode the data from the buffer is validated and further processed. At the beginning of operation the unit has no valid
history buffer.
The APLL is locked to DPLL output and provides low jitter output. The TM-056 module provides two output signals OUT1 and OUT2. The outputs
are generated by APLL and scaled by the output dividers. The frequency of the APLL oscillator is specified according to an application where the
TM-056 will be used.
The J-TAG service port is used for on board chip programming and debugging purposes during production and testing. The port is for factory
use only and any unauthorized access can damage the unit.
The TM-056 provides a detailed monitoring and indications of operation mode and status of the unit. There are six digital outputs that report
statuses and alarms of the module. These alarms are mainly used for communication between the module and equipment where the module is
operating.
Status Indications
HOLDOVER
REF 1
REF 2
FREE-RUN
UNLOCK
ALARM
Mode of Operation
The signal is ON (logic high) when TM-056 in Holdover mode.
The signal is ON (logic high) when TM-056 in Lock mode using EX REF 1.
The signal is ON (logic high) when TM-056 in Lock mode using EX REF 2.
The signal is ON (logic high) when TM-056 in Free-run mode.
The signal in ON (logic high) when TM-056 is not locked to an external reference.
The signal is ON (logic high) when TM-056 is in Holdover of Free-run mode.
A simple control interface is
available for user to control the
operation of the TM-056. The two
external inputs CNT1 and CNT2
provide this feature. The truth
table below shows behavior of the
TM-056 module according to the
control inputs states.
TM-056 Status Indications
CNT2
0
0
1
1
CNT1
0
1
0
1
Mode of Operation
Free-run
Locked to EX REF1
Locked to EX REF2
Holdover
By changing the control inputs the user can change the state of the TM-056 accord-
ing to the state engine diagram. The state engine diagram of the TM-056 shows
the transients between the three operating modes: Free-run, Lock and Holdover,
shown as an ellipse, in a changing environment. The temporary operating states,
showed as a circle, are used internally until one of the three modes is reached. Be-
sides the control inputs (CNT1 and CNT2), certain types of inputs and statuses affect
the changes in the state engine such as the availability of external references and
change of the quality of the input reference signal otside predefined limits.
TM-056 Mode selection
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Reset
(0)
10
1
16
3
13
31
Switching
(3)
Free-run
(1)
12
32
23
21
2
Holdover
(2)
14
TM-056 State Engine
6
36
63
34
46
26
Lock
(4)
4
54
24
Pre-Locked
(6)
64
15
35
65
Phase Lost
(5)
5
25
Transition
1
2
3
4
5
6
10
12
13
14
15
16
21
23
24
25
26
31
32
34
35
36
46
54
63
64
Name/Description
Free-run
Holdover
Switching
Lock
Phase Lost
Pre-Locked
Reset
Holdover to Free-run
Switching to Free-run
Lock to Free-run
Phase Lost to Free-run
Pre-Locked to Free-run
Free-run to Holdover
Switching to Holdover
Lock to Holderover
Phase Lost to Holdover
Pre-Locked to Holdover
Free-run to Switching
Holdover to Switching
Locked to Switching
Phase Lost to Switching
Pre-Locked to Switching
Pre-Locked to Lock
Locked to Phase Lost
Switching to Pre-Locked
Locked to Pre-Locked
Condition
Until other conditions are not true
Until other conditions are not true
Until other conditions are not true
Until other conditions are not true
Until other conditions are not true
Until other conditions are not true
Until the internal reset flag is not set.
If control signals are changed to CNT0=0 and CNT1=0 or no valid Holdover history available.
If control signals are changed to CNT0=0 and CNT1=0 or selected reference is disqualified and no valid Holdover
history available.
If control signals are changed to CNT0=0 and CNT1=0 or selected reference is disqualified and no valid Holdover
history available.
If control signals are changed to CNT0=0 and CNT1=0 or selected reference is disqualified and no valid Holdover
history available.
If control signals are changed to CNT0=0 and CNT1=0 or selected reference is disqualified and no valid Holdover
history available.
If control signals are changed to CNT0=1 and CNT1=1 and valid Holdover history available.
If control signals are changed to CNT0=1 and CNT1=1 or selected reference is disqualified and valid Holdover
history available.
If control signals are changed to CNT0=1 and CNT1=1 or selected reference is disqualified and valid Holdover
history available.
If control signals are changed to CNT0=1 and CNT1=1 or selected reference is disqualified and valid Holdover
history available.
If control signals are changed to CNT0=1 and CNT1=1 or selected reference is disqualified and valid Holdover
history available.
If qualified reference is selected by the control pins (CNT0 and CNT1).
If any changes occurred on the control pins (CNT0 and CNT1) during Holdover or selected reference is qualified.
If any changes occurred on the control pins (CNT0 and CNT1) during Lock.
If any changes occurred on the control pins (CNT0 and CNT1) during Phase Lost.
If any changes occurred on the control pins (CNT0 and CNT1) during Pre-Locked.
If the internal Pre-lock flag is set.
If the internal Phase Lost flag is set
Until the internal flag is not set
Until the internal flag is not set.
65
Phase Lost to Pre-Locked
If the internal Phase Lost flag is not set
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Specifications
Parameter
Voltage
Supply Current During Warm-up
Steady State Current
Specifications
Power
+5 VDC
500mA
300mA
Notes
+3.3VDC available on request
@ 25˚C
@ 25˚C
Input Signals
Number of Input Signals
Input Reference Frequency
Signal Level
Time Reference Characteristics
2
8kHz - 77.76MHz
LVCMOS
Telcordia: GR-1244-CORE 3.2.1. R3-1
Per customer request
Output Signals
Number of Output Signals
Output 1
Output 2
Signal Level Output 1
Signal Level Output 2
2
up to 77.76MHz
up to 77.76MHz
LVCMOS
LVCMOS
Per customer request
Per customer request
Input and Output Reference Signal Characteristics
Input Signal
Jitter Tolerance
Phase Transient Tolerance
Wander Generation
Wander Tolerance
Wander Transfer
MTIE
TDEV
Phase Transient
Jitter Generation
Jitter Transfer
Telcordia: GR-1244-CORE 3.2.1
Telcordia: GR-1244-CORE 4.2, GR-253-CORE 5.4.4.3.6
Telcordia: GR-1244-CORE 4.4
Telcordia: GR-1244-CORE 5.3, GR-253-CORE 5.4.4.3.2
Telcordia: GR-1244-CORE 4.3
Telcordia: GR-1244-CORE 5.4, GR-253-CORE 5.4.4.2.4
Telcordia: GR-1244-CORE 5.3, GR-253-CORE 5.4.4.3.2
Telcordia: GR-1244-CORE 5.3, GR-253-CORE 5.4.4.3.2
Telcordia: GR-1244-CORE 5.6, GR-253-CORE 5.4.4.3.3
Telcordia: GR-1244-CORE 5.5, GR-253-CORE 5.6.2.3
Telcordia: GR-1244-CORE 5.5, GR-253-CORE 5.6.2.1
ITU-T: G.812 para 11.2 Type III/IV
ITU-T: G.825
ITU-T: G.812 Type III/IV
ITU-T: G.812 Type III/IV
DPLL Performance
Free Run Accuracy
Holdover Stability
Pull in Range
Lock Time
Lock Accuracy
≤
±4.6ppm
≤
±3.6x10-7 (Stratum 3)
≥
±17ppm
≤
100s (Stratum 3)
≤1x10-11
GR-1244-CORE 5.1
GR-1244-CORE 5.2
GR-1244-CORE 3.5
GR-1244-CORE 3.5
Average 24h
General
Mechanical
Operating Temperature
Local Oscillator
1.9” x 1.9” x 0.52” (48.26 x 48.26 x 13.28 mm)
0 to 70°C
OCXO
18 pin package, RoHS compliant
-40 to 85°C option available
TCXO option available
Absolute Maximum/Minimum Rating
Symbol Parameter
V
CC
V
IN
T
STG
Storage Temperature
-70
Supply Voltage
Min
-0.5
Max
+7.0
V
CC
+0.5
+155
Unit
V
V
C
Notes
1
1
1
Note 1: Stresses beyond those listed under Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions are not implied.
Exposure to Absolute Max Rating conditions for extended periods of time may affect device reliability.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Performance
The following paragraph shows typical TM-056 performances. The measurements were performed in according to Telcordia GR-1244-CORE
recommendation using a system that emulates standard timing configuration in network equipment. For more details please contact the
factory.
TDEV Clock, GR-1244-CORE: Wander Tolerance
1000
10
0
TDEV [ns]
10
1
0.0
1
0.1
1
10
10
0
1000
1000
0.1
Observation Interval
[sec]
TM-056 typical performance - Wander Generation MTIE GR-
1244-CORE
TDEV Clock, GR-1244-CORE: Wander Generation
100
TM-056 typical performance - Wander Tolerance TDEV GR-
1244-CORE
1μs Transient Response
1μs Transient Response
1200
1200
1000
1000
10
800
800
TDEV [ns]
1
0.01
0.1
1
10
100
1000
10000
100000
TIE [ns]
TIE [ns]
600
600
400
400
0.1
200
200
0
0
50
50
-200
-200
55
55
60
60
65
65
70
70
75
75
80
80
85
85
90
90
95
95
100
100
0.0
1
Observation Interval
[sec]
Time [s]
Time [s]
TM-056 typical performance - Wander Generation TDEV GR-
1244-CORE
TM-056 typical performance - 1μs Transient Response TIE
Mechanical Dimensions
1.900 48.26
Soldering Information
The TM-056 can be soldered to the main board in following
ways:
1.
Wave soldering machine - using no cleaning
material.
2.
Manual soldering - max. Temperature is 370°C,
for 2 seconds, using no clean soldering material.
1.900 48.26
TM-056 Outline Drawing
.606 15.39
.060 1.52
PIN 1
.200 5.08
.025 0.64
.160 4.06
1.600 40.64
.150 3.81
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
