SY100S834/SY100S834L
(÷1,
÷2, ÷4)
or (÷2,
÷4, ÷8)
Clock
Generation Chip
Precision Edge
®
General Description
The SY100S834/L is low skew (÷1, ÷2, ÷4) or (÷2, ÷4, ÷8)
clock generation chip designed explicitly for low skew
clock generation applications. The internal dividers are
synchronous to each other, therefore, the common output
edges are all precisely aligned. The devices can be driven
by either a differential or single-ended ECL or, if positive
power supplies are used, PECL input signal. In addition,
by using the VBB output, a sinusoidal source can be AC-
coupled into the device. If a single-ended input is to be
used, the VBB output should be connected to the CLK
input and bypassed to ground via a 0.01µF capacitor. The
VBB output is designed to act as the switching reference
for the input of the SY100S834/L under single-ended input
conditions. As a result, this pin can only source/sink up to
0.5mA of current.
The Function Select (FSEL) input is used to determine
what clock generation chip function is. When FSEL input is
LOW, SY100S834/L functions as a divide by 2, by 4 and
by 8 clock generation chip. However, if FSEL input is
HIGH, it functions as a divide by 1, by 2 and by 4 clock
generation chip. This latter feature will increase the clock
frequency by two folds.
The common enable (EN) is synchronous so that the
internal dividers will only be enabled/disabled when the
internal clock is already in the LOW state. This avoids any
chance of generating a runt clock pulse on the internal
clock when the device is enabled/disabled as can happen
with an asynchronous control. An internal runt pulse could
lead to losing synchronization between the internal divider
stages. The internal enable flip-flop is clocked on the
falling edge of the input clock, therefore, all associated
specification limits are referenced to the negative edge of
the clock input.
Upon start-up, the internal flip-flops will attain a random
state; the master reset (MR) input allows for the
synchronization of the internal dividers, as well as for
multiple SY100S834/Ls in a system.
Data sheets and support documentation can be found on
Micrel’s web site at
www.micrel.com.
Precision Edge
®
Features
•
•
•
•
•
•
3.3V (SY100S834L) and 5V (SY100S834) power
supply options
50ps output-to-output skew
Synchronous enable/disable
Master reset for synchronization
Internal 75KΩ input pulldown resistors
Available in 16-pin SOIC package
Truth Table
CLK
Z
ZZ
X
Notes:
Z = LOW-to-HIGH transition.
ZZ = HIGH-to-LOW transition.
EN
L
MR
L
L
H
Function
Divide
Hold Q
0−2
Reset Q
0−2
H
X
F
SEL
L
H
Q
0
Outputs
Divide by 2
Divide by 1
Q
1
Outputs
Divide by 4
Divide by 2
Q
2
Outputs
Divide by 8
Divide by 4
Precision Edge is a registered trademark of Micrel, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (
408
) 944-0800 • fax + 1 (408) 474-1000 •
http://www.micrel.com
June 2011
M9999-060911
hbwhelp@micrel.com
or (408) 955-1690
Micrel, Inc.
SY100S834/SY100S834L
Pin Description
Pin Name
CLK
F
SEL
Pin Function
Differential clock inputs.
Function select, single-sided ECL logic.
Synchronous enable, single-sided ECL logic.
Master reset, single-sided ECL logic.
Reference output.
Differential
÷1
or
÷2
outputs.
Differential
÷2
or
÷4
outputs.
Differential
÷4
or
÷8
outputs.
EN
MR
V
BB
Q0
Q1
Q2
3.3V PECL Output DC Electrical Characteristics
(1)
V
CC
= 3.3V
±10%;
R
L
= 50Ω to V
CC
−2V;
V
EE
= GND.
Symbol
I
EE
V
CH
V
OL
V
IH
V
IL
V
BB
V
CMR
I
IH
I
IL
Notes:
1.
2.
These values are for V
CC
= 3.3V. Level specifications will vary 1:1 with V
CC
.
The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the
specified range and the peak-to-peak voltage lies between V
PP
(min.) and 1V. The lower end of the CMR range varies 1:1 with V
EE
. Note for PECL
operation that the V
CMR
(min.) will be fixed at 3.3V
−
IV
CMR
(min.)I.
Parameter
Power Supply
Current
Output HIGH
Voltage
Output LOW
Voltage
Input HIGH
Voltage
Input LOW
Voltage
Output
Reference
Voltage
Common
(2)
Mode Range
Input HIGH
Current
Input LOW
Current
T
A
=
−40°C
Min.
−
2.215
1.47
2.135
1.49
1.92
2
−
0.5
Typ.
−
2.295
1.605
−
−
−
−
−
−
Max.
49
2.42
1.745
2.42
1.825
2.04
2.9
150
−
Min.
−
2.275
1.49
2.135
1.49
1.92
1.9
−
0.5
T
A
= 0°C
Typ.
−
2.235
1.595
−
−
−
−
−
−
Max.
49
2.42
1.68
2.42
1.825
2.04
2.9
150
−
Min.
−
2.275
1.49
2.135
1.49
1.92
1.9
−
0.5
T
A
=
+25°C
Typ.
−
2.345
1.595
−
−
−
−
−
−
Max.
49
2.42
1.68
2.42
1.825
2.04
2.9
150
−
Min.
−
2.275
1.49
2.135
1.49
1.92
1.9
−
0.5
T
A
=
+85°C
Typ.
−
2.345
1.595
−
−
−
−
−
−
Max.
54
2.42
1.68
2.42
1.825
2.04
2.9
150
−
Unit
mA
V
V
V
V
V
V
µA
µA
June 2011
3
M9999-060911
hbwhelp@micrel.com
or (408) 955-1690
ADI 工业技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
