电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C1367B-166BZC

产品描述Cache SRAM, 512KX18, 3.5ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
产品类别存储    存储   
文件大小563KB,共32页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY7C1367B-166BZC概述

Cache SRAM, 512KX18, 3.5ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165

CY7C1367B-166BZC规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称Cypress(赛普拉斯)
零件包装代码BGA
包装说明13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
针数165
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间3.5 ns
其他特性PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)166 MHz
I/O 类型COMMON
JESD-30 代码R-PBGA-B165
JESD-609代码e0
长度22 mm
内存密度9437184 bit
内存集成电路类型CACHE SRAM
内存宽度18
湿度敏感等级3
功能数量1
端子数量165
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织512KX18
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码BGA
封装等效代码BGA165,11X15,40
封装形状RECTANGULAR
封装形式GRID ARRAY
并行/串行PARALLEL
峰值回流温度(摄氏度)220
电源2.5/3.3,3.3 V
认证状态Not Qualified
座面最大高度2.4 mm
最大待机电流0.03 A
最小待机电流3.14 V
最大压摆率0.18 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层TIN LEAD
端子形式BALL
端子节距1.27 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度14 mm

文档预览

下载PDF文档
CY7C1366B
CY7C1367B
9-Mb (256K x 36/512K x 18) Pipelined DCD Sync SRAM
Features
• Supports bus operation up to 225 MHz
• Available speed grades are 225, 200 and 166 MHz
• Registered inputs and outputs for pipelined operation
• Optimal for performance (Double-Cycle deselect)
— Depth expansion without wait state
• 3.3V –5% and +10% core power supply (V
DD
)
• 2.5V / 3.3V I/O operation
• Fast clock-to-output times
2.8 ns (for 225-MHz device)
— 3.0 ns (for 200-MHz device)
— 3.5 ns (for 166-MHz device)
• Provide high-performance 3-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
• Asynchronous output enable
• Offered in JEDEC-standard 100-pin TQFP, 119-ball BGA
and 165-Ball fBGA packages
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• “ZZ” Sleep Mode Option
Functional Description
[1]
The CY7C1366B/CY7C1367B SRAM integrates 262,144 x 36
and 524,288 x 18 SRAM cells with advanced synchronous
peripheral circuitry and a two-bit counter for internal burst
operation. All synchronous inputs are gated by registers
controlled by a positive-edge-triggered Clock Input (CLK). The
synchronous inputs include all addresses, all data inputs,
address-pipelining Chip Enable (CE
1
), depth-expansion Chip
Enables (CE
2
and CE
3[2]
), Burst Control inputs (ADSC, ADSP,
and ADV), Write Enables (BW
X
, and BWE), and Global Write
(GW). Asynchronous inputs include the Output Enable (OE)
and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as
controlled by the byte write control inputs. GW active LOW
causes all bytes to be written. This device incorporates an
additional pipelined enable register which delays turning off
the output buffers an additional cycle when a deselect is
executed.This feature allows depth expansion without penal-
izing system performance.
The CY7C1366B/CY7C1367B operates from a +3.3V core
power supply while all outputs operate with a +3.3V or a +2.5V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Selection Guide
225 MHz
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
2.8
250
30
200 MHz
3.0
220
30
166 MHz
3.5
180
30
Unit
ns
mA
mA
Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.
Notes:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
2. CE
3
is for TQFP and 165 fBGA package only. 119 BGA is offered only in 2 Chip Enable.
Cypress Semiconductor Corporation
Document #: 38-05096 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised February 23, 2004

CY7C1367B-166BZC相似产品对比

CY7C1367B-166BZC CY7C1367C-166AXIT CY7C1367B-166BZI CY7C1367B-166AIT CY7C1367C-200AXCT CY7C1366B-166BGI
描述 Cache SRAM, 512KX18, 3.5ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 512KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100 Cache SRAM, 512KX18, 3.5ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 512KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 Cache SRAM, 512KX18, 3ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100 Cache SRAM, 256KX36, 3.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
厂商名称 Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯)
零件包装代码 BGA QFP BGA QFP QFP BGA
包装说明 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 LQFP, BGA, LQFP, LQFP, BGA,
针数 165 100 165 100 100 119
Reach Compliance Code compliant unknown unknown unknown unknown compliant
ECCN代码 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
最长访问时间 3.5 ns 3.5 ns 3.5 ns 3.5 ns 3 ns 3.5 ns
其他特性 PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE
JESD-30 代码 R-PBGA-B165 R-PQFP-G100 R-PBGA-B165 R-PQFP-G100 R-PQFP-G100 R-PBGA-B119
JESD-609代码 e0 e3/e4 e0 e0 e3/e4 e0
长度 22 mm 20 mm 22 mm 20 mm 20 mm 22 mm
内存密度 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit
内存集成电路类型 CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
内存宽度 18 18 18 18 18 36
功能数量 1 1 1 1 1 1
端子数量 165 100 165 100 100 119
字数 524288 words 524288 words 524288 words 524288 words 524288 words 262144 words
字数代码 512000 512000 512000 512000 512000 256000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 85 °C 85 °C 85 °C 70 °C 85 °C
最低工作温度 - -40 °C -40 °C -40 °C - -40 °C
组织 512KX18 512KX18 512KX18 512KX18 512KX18 256KX36
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 BGA LQFP BGA LQFP LQFP BGA
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY FLATPACK, LOW PROFILE GRID ARRAY FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE GRID ARRAY
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 2.4 mm 1.6 mm 2.4 mm 1.6 mm 1.6 mm 2.4 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL INDUSTRIAL
端子面层 TIN LEAD MATTE TIN/NICKEL PALLADIUM GOLD TIN LEAD TIN LEAD MATTE TIN/NICKEL PALLADIUM GOLD TIN LEAD
端子形式 BALL GULL WING BALL GULL WING GULL WING BALL
端子节距 1.27 mm 0.65 mm 1.27 mm 0.65 mm 0.65 mm 1.27 mm
端子位置 BOTTOM QUAD BOTTOM QUAD QUAD BOTTOM
宽度 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm
EDA实验教材
45376 45377...
wzt FPGA/CPLD
msp432记录2-uart 与display的使用
sdk讲的非常清楚了,要注意的是display可以选用不同的类型进行输出,暂时先使用串口吧,还可以用lcd,Host,debug等输出类型,这个以后再慢慢探讨 UART API接口定义表 #include <ti/drive ......
fish001 微控制器 MCU
【EEWORLD第七届社区明星人物】9月明星人物姗姗来迟(11月3号刚刚出炉,还热乎的)
首先,在这里向大家抱歉一下,9月明星人物的评选结果迟迟未向大家公布。 主要是为了能让明星网友拿到最好的礼物,我们愿意做更多的事情, 只希望大家能在EEWORLD感受到这是一个大家庭。 ( ......
EEWORLD社区 为我们提建议&公告
基于FPGA实时视频采集传输系统的时钟约束问题
我做的是基于FPGA的视频采集传输系统,板子是DE2-115,摄像头500W像素,用VerilogHDL 编程在Quratus II中下到板子上,通过VGA接口连接本地模拟显示器以显示实时视频.现在知道时钟出了问题,显示 ......
学堂猫猴子 FPGA/CPLD
【AB32VG1开发板测评】RTC电子时钟
本帖最后由 jinglixixi 于 2021-9-15 00:15 编辑 AB32VG1内部配有RTC计时器,使用它来计时可免除计时中的进制转换问题,将RTC与OLED屏相结合可轻松地实现电子时钟的功能。 以RTC实现电子 ......
jinglixixi 国产芯片交流
常见的数字电路Verilog 语言表达
电平敏感的1 位数据锁存器module latch_1(q,d,clk);output q;input d,clk;assign q = clk ? d : q; //时钟信号为高电平时,将输入端数据锁存endmodule带置位和复位端的1 位数据锁存器module lat ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 65  701  878  630  1435  36  2  14  20  38 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved