电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C1367C-166AXIT

产品描述Cache SRAM, 512KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100
产品类别存储    存储   
文件大小563KB,共32页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY7C1367C-166AXIT概述

Cache SRAM, 512KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100

CY7C1367C-166AXIT规格参数

参数名称属性值
厂商名称Cypress(赛普拉斯)
零件包装代码QFP
包装说明LQFP,
针数100
Reach Compliance Codeunknown
ECCN代码3A991.B.2.A
最长访问时间3.5 ns
其他特性PIPELINED ARCHITECTURE
JESD-30 代码R-PQFP-G100
JESD-609代码e3/e4
长度20 mm
内存密度9437184 bit
内存集成电路类型CACHE SRAM
内存宽度18
功能数量1
端子数量100
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织512KX18
封装主体材料PLASTIC/EPOXY
封装代码LQFP
封装形状RECTANGULAR
封装形式FLATPACK, LOW PROFILE
并行/串行PARALLEL
认证状态Not Qualified
座面最大高度1.6 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层MATTE TIN/NICKEL PALLADIUM GOLD
端子形式GULL WING
端子节距0.65 mm
端子位置QUAD
宽度14 mm
Base Number Matches1

文档预览

下载PDF文档
CY7C1366B
CY7C1367B
9-Mb (256K x 36/512K x 18) Pipelined DCD Sync SRAM
Features
• Supports bus operation up to 225 MHz
• Available speed grades are 225, 200 and 166 MHz
• Registered inputs and outputs for pipelined operation
• Optimal for performance (Double-Cycle deselect)
— Depth expansion without wait state
• 3.3V –5% and +10% core power supply (V
DD
)
• 2.5V / 3.3V I/O operation
• Fast clock-to-output times
2.8 ns (for 225-MHz device)
— 3.0 ns (for 200-MHz device)
— 3.5 ns (for 166-MHz device)
• Provide high-performance 3-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
• Asynchronous output enable
• Offered in JEDEC-standard 100-pin TQFP, 119-ball BGA
and 165-Ball fBGA packages
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• “ZZ” Sleep Mode Option
Functional Description
[1]
The CY7C1366B/CY7C1367B SRAM integrates 262,144 x 36
and 524,288 x 18 SRAM cells with advanced synchronous
peripheral circuitry and a two-bit counter for internal burst
operation. All synchronous inputs are gated by registers
controlled by a positive-edge-triggered Clock Input (CLK). The
synchronous inputs include all addresses, all data inputs,
address-pipelining Chip Enable (CE
1
), depth-expansion Chip
Enables (CE
2
and CE
3[2]
), Burst Control inputs (ADSC, ADSP,
and ADV), Write Enables (BW
X
, and BWE), and Global Write
(GW). Asynchronous inputs include the Output Enable (OE)
and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as
controlled by the byte write control inputs. GW active LOW
causes all bytes to be written. This device incorporates an
additional pipelined enable register which delays turning off
the output buffers an additional cycle when a deselect is
executed.This feature allows depth expansion without penal-
izing system performance.
The CY7C1366B/CY7C1367B operates from a +3.3V core
power supply while all outputs operate with a +3.3V or a +2.5V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Selection Guide
225 MHz
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
2.8
250
30
200 MHz
3.0
220
30
166 MHz
3.5
180
30
Unit
ns
mA
mA
Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.
Notes:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
2. CE
3
is for TQFP and 165 fBGA package only. 119 BGA is offered only in 2 Chip Enable.
Cypress Semiconductor Corporation
Document #: 38-05096 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised February 23, 2004

CY7C1367C-166AXIT相似产品对比

CY7C1367C-166AXIT CY7C1367B-166BZC CY7C1367B-166BZI CY7C1367B-166AIT CY7C1367C-200AXCT CY7C1366B-166BGI
描述 Cache SRAM, 512KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100 Cache SRAM, 512KX18, 3.5ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 512KX18, 3.5ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 512KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 Cache SRAM, 512KX18, 3ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100 Cache SRAM, 256KX36, 3.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
厂商名称 Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯) Cypress(赛普拉斯)
零件包装代码 QFP BGA BGA QFP QFP BGA
包装说明 LQFP, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 BGA, LQFP, LQFP, BGA,
针数 100 165 165 100 100 119
Reach Compliance Code unknown compliant unknown unknown unknown compliant
ECCN代码 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
最长访问时间 3.5 ns 3.5 ns 3.5 ns 3.5 ns 3 ns 3.5 ns
其他特性 PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE
JESD-30 代码 R-PQFP-G100 R-PBGA-B165 R-PBGA-B165 R-PQFP-G100 R-PQFP-G100 R-PBGA-B119
JESD-609代码 e3/e4 e0 e0 e0 e3/e4 e0
长度 20 mm 22 mm 22 mm 20 mm 20 mm 22 mm
内存密度 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit
内存集成电路类型 CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
内存宽度 18 18 18 18 18 36
功能数量 1 1 1 1 1 1
端子数量 100 165 165 100 100 119
字数 524288 words 524288 words 524288 words 524288 words 524288 words 262144 words
字数代码 512000 512000 512000 512000 512000 256000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 85 °C 70 °C 85 °C 85 °C 70 °C 85 °C
最低工作温度 -40 °C - -40 °C -40 °C - -40 °C
组织 512KX18 512KX18 512KX18 512KX18 512KX18 256KX36
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LQFP BGA BGA LQFP LQFP BGA
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK, LOW PROFILE GRID ARRAY GRID ARRAY FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE GRID ARRAY
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.6 mm 2.4 mm 2.4 mm 1.6 mm 1.6 mm 2.4 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL INDUSTRIAL
端子面层 MATTE TIN/NICKEL PALLADIUM GOLD TIN LEAD TIN LEAD TIN LEAD MATTE TIN/NICKEL PALLADIUM GOLD TIN LEAD
端子形式 GULL WING BALL BALL GULL WING GULL WING BALL
端子节距 0.65 mm 1.27 mm 1.27 mm 0.65 mm 0.65 mm 1.27 mm
端子位置 QUAD BOTTOM BOTTOM QUAD QUAD BOTTOM
宽度 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm
经过升入了解LM3S8962,规划用LM3S8962开发三款产品
1. 数字式光源; 2.LED数字控制器 3.工业监控系统 头疼的是,该芯片功耗有点大,据说芯片价格有点高,阻碍大规模使用的障碍!...
eeleader 微控制器 MCU
开关电源“各类保护电路”实例图解
开关电源“各类保护电路”实例图解 保护电路 鉴于电源电路存在一些不稳定因素,而设计用来防止此类不稳定因素影响电路效果的回路称作保护电路。比如有过流保护、过压保护、 ......
木犯001号 电源技术
PCB板的问题
我的99SE为什么保存的那么多的PCB文件,为什么不覆盖老的同一图,今天没有画完的图,明天想接着画,明天一打开就让保存文件,关机前又得保存一下,弄的可多,怎么才可以覆盖同一文件, ...
海中的飞燕 PCB设计
恩智浦LPC54100开发板大赛活动延期通知
根据第二批板子网友收到的时间,大赛将顺延到2015年5月24日;希望第一批收到板子的网友在完成周计划基础上,深度评测;第二批收到板子的网友也不要落后,加油赶上。 EEWORLD社区 ......
EEWORLD社区 NXP MCU
cd4069资料
大家看看吧...
zhangyanbo 模拟电子
开发Micro LED技术
本帖最后由 zhang2017yi 于 2017-11-25 16:42 编辑 苹果虽然刚刚推出了首款配有OLED屏幕的iPhone,但众所周知苹果一直在大力投资Micro LED技术。据报道,苹果正联手台积电在推进Micro LED屏 ......
zhang2017yi 创意市集

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1163  1649  1323  2315  588  17  13  19  7  43 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved