Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best pos-
sible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry
described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other
rights, of Integrated Device Technology, Inc.
LIFE SUPPORT POLICY
Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is exe-
cuted between the manufacturer and an officer of IDT.
1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in
accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its
safety or effectiveness.
Table of Contents
TABLE OF CONTENTS ........................................................................................................................................................... 3
LIST OF TABLES .................................................................................................................................................................... 7
LIST OF FIGURES ................................................................................................................................................................... 9
FEATURES ............................................................................................................................................................................ 11
3.2.1 Line Monitor ....................................................................................................................................................................................
3.4 DATA SLICER ..............................................................................................................................................................................................
3.5 CLOCK AND DATA RECOVERY ................................................................................................................................................................
3.7.1 Line Code Rule ...............................................................................................................................................................................
3.7.3 LOS Detection ................................................................................................................................................................................
3.8.1.2 Error Event And Out Of Synchronization Detection ..........................................................................................................
3.8.1.3 Overhead Extraction (T1 Mode SLC-96 Format Only) .....................................................................................................
3.8.2.2 Error Event And Out Of Synchronization Detection ..........................................................................................................
3.8.2.4 V5.2 Link ..........................................................................................................................................................................
ELASTIC STORE BUFFER .......................................................................................................................................................................... 65
RECEIVE PAYLOAD CONTROL ................................................................................................................................................................. 68
RECEIVE SYSTEM INTERFACE ................................................................................................................................................................. 71
3.17.2.5 Output On RSDn/MRSDA(MRSDB) & RSIGn/MRSIGA(MRSIGB) .................................................................................. 78
TRANSMIT SYSTEM INTERFACE .............................................................................................................................................................. 80
TRANSMIT PAYLOAD CONTROL .............................................................................................................................................................. 88
3.20.6 All ‘Zero’s & All ‘One’s ................................................................................................................................................................... 99
3.20.7 Change Of Frame Alignment ......................................................................................................................................................... 99
3.24 WAVEFORM SHAPER / LINE BUILD OUT ...............................................................................................................................................
3.24.2 Line Build Out (LBO) (T1 Only) ...................................................................................................................................................
3.25 LINE DRIVER .............................................................................................................................................................................................
3.27.2.1 System Loopback ...........................................................................................................................................................
3.27.2.3 Local Digital Loopback 1 ................................................................................................................................................
3.27.2.5 Local Digital Loopback 2 ................................................................................................................................................
3.27.2.6 Analog Loopback ............................................................................................................................................................
RECEIVE / TRANSMIT PATH POWER DOWN .........................................................................................................................................
5.1.1.1 Direct Register ................................................................................................................................................................
5.1.2.1 Direct Register ................................................................................................................................................................
5.2.1.1 Direct Register ................................................................................................................................................................
5.2.2.1 Direct Register ................................................................................................................................................................
JTAG INSTRUCTIONS AND INSTRUCTION REGISTER (IR) ..................................................................................................................
JTAG DATA REGISTER ............................................................................................................................................................................
TEST ACCESS PORT CONTROLLER ......................................................................................................................................................
5 PROGRAMMING INFORMATION ................................................................................................................................. 119
5.1
5.2
6 IEEE STD 1149.1 JTAG TEST ACCESS PORT ........................................................................................................... 340
中国 北京—— Analog Devices, Inc. （纽约证券交易所代码 : ADI ），全球领先的高性能信号处理解决方案供应商，最新推出两款模拟输出驱动器—— AD5750 和 AD5751 ，能显著提高过程控制应用的效率和可靠性，包括那些在高恒流电压和高温条件下工作的过程控制应用。这两款器件基于 ADI 公司的 iCMOS ™工业工艺技术，输出驱动器的精度...[详细]
“tensymetry”这个词在《韦伯斯特词典》中没有解释，但在医学界却广为人知。由Tensys Medical Systems公司开发的tensymetry是一种使用生物机械、电气、软件工程的专有组合技术。利用这三种强大的技术，你可在手术室内对病人的心跳血压进行精确、连续、实时和非侵入性测量。 该技术结出的果实就是该公司的T-line Tensymeter产品。该产品线的最新进展是去年...[详细]
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
