Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best pos-
sible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry
described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other
rights, of Integrated Device Technology, Inc.
LIFE SUPPORT POLICY
Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is exe-
cuted between the manufacturer and an officer of IDT.
1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in
accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its
safety or effectiveness.
Table of Contents
TABLE OF CONTENTS ........................................................................................................................................................... 3
LIST OF TABLES .................................................................................................................................................................... 7
LIST OF FIGURES ................................................................................................................................................................... 9
FEATURES ............................................................................................................................................................................ 11
3.2.1 Line Monitor ....................................................................................................................................................................................
3.4 DATA SLICER ..............................................................................................................................................................................................
3.5 CLOCK AND DATA RECOVERY ................................................................................................................................................................
3.7.1 Line Code Rule ...............................................................................................................................................................................
3.7.3 LOS Detection ................................................................................................................................................................................
3.8.1.2 Error Event And Out Of Synchronization Detection ..........................................................................................................
3.8.1.3 Overhead Extraction (T1 Mode SLC-96 Format Only) .....................................................................................................
3.8.2.2 Error Event And Out Of Synchronization Detection ..........................................................................................................
3.8.2.4 V5.2 Link ..........................................................................................................................................................................
ELASTIC STORE BUFFER .......................................................................................................................................................................... 65
RECEIVE PAYLOAD CONTROL ................................................................................................................................................................. 68
RECEIVE SYSTEM INTERFACE ................................................................................................................................................................. 71
3.17.2.5 Output On RSDn/MRSDA(MRSDB) & RSIGn/MRSIGA(MRSIGB) .................................................................................. 78
TRANSMIT SYSTEM INTERFACE .............................................................................................................................................................. 80
TRANSMIT PAYLOAD CONTROL .............................................................................................................................................................. 88
3.20.6 All ‘Zero’s & All ‘One’s ................................................................................................................................................................... 99
3.20.7 Change Of Frame Alignment ......................................................................................................................................................... 99
3.24 WAVEFORM SHAPER / LINE BUILD OUT ...............................................................................................................................................
3.24.2 Line Build Out (LBO) (T1 Only) ...................................................................................................................................................
3.25 LINE DRIVER .............................................................................................................................................................................................
3.27.2.1 System Loopback ...........................................................................................................................................................
3.27.2.3 Local Digital Loopback 1 ................................................................................................................................................
3.27.2.5 Local Digital Loopback 2 ................................................................................................................................................
3.27.2.6 Analog Loopback ............................................................................................................................................................
RECEIVE / TRANSMIT PATH POWER DOWN .........................................................................................................................................
5.1.1.1 Direct Register ................................................................................................................................................................
5.1.2.1 Direct Register ................................................................................................................................................................
5.2.1.1 Direct Register ................................................................................................................................................................
5.2.2.1 Direct Register ................................................................................................................................................................
JTAG INSTRUCTIONS AND INSTRUCTION REGISTER (IR) ..................................................................................................................
JTAG DATA REGISTER ............................................................................................................................................................................
TEST ACCESS PORT CONTROLLER ......................................................................................................................................................
5 PROGRAMMING INFORMATION ................................................................................................................................. 119
5.1
5.2
6 IEEE STD 1149.1 JTAG TEST ACCESS PORT ........................................................................................................... 340
2008年7月9日,欧司朗光电半导体率先推出发光二极管光线数据文件的互联网访问平台,是全球第一家提供该类互联网资源的 LED 制造商。这些光线文件不仅描述 LED 光线的发射模式,而且还包含发射点坐标、发射方向、光线强度和波长等信息。欧司朗的互联网信息资源涵盖包括红外发光二极管 (IRED) 在内的几乎所有 LED 产品组合。透过这平台,客户们不论白天或黑夜,随时都可以获取最新的数据,这无疑为他...[详细]
在全球半导体产业因景气不佳而纷传并购、整合之际,两大IT巨头三星、IBM日前却双双宣布,将强化半导体产业投资。 三星电子本周一宣布,已向韩国证券交易所提交一份申请文件,打算2008年投下10.5亿美元,用于升级内存芯片生产线、改进技术工艺,从而提高产能并降低成本。无独有偶。本周二IBM公司宣布,未来3年将投资10亿美元,用于扩充位于纽约州 East Fishkill 的半导体工厂,以消...[详细]