10K ECL Logic Buffered Delay 16-Pin Modules
5-Tap: DECL • Single: FECL • Triple: MECL
Electrical Specifications at 25
O
C
Delay
Single
Triple
(ns)
10K P/N
10K P/N
FECL-3
MECL-3
3 ± 0.5
FECL-4
MECL-4
4 ± 0.5
FECL-5
MECL-5
5 ± 0.5
FECL-6
MECL-6
6 ± 0.75
FECL-7
MECL-7
7 ± 0.75
FECL-8
MECL-8
8 ± 0.8
FECL-9
MECL-9
9 ± 1.0
FECL-10
MECL-10
10 ± 1.0
FECL-15
MECL-15
15 ± 1.5
FECL-20
MECL-20
20 ± 1.5
FECL-25
MECL-25
25 ± 1.5
FECL-50
MECL-50
50 ± 2.5
FECL-60
----
60 ± 3.0
FECL-75
----
75 ± 3.75
FECL-100
----
100 ± 5.0
Electrical Specifications at 25
O
C
Tap Delay Tolerances +/- 5% or 1.5ns (+/- 0.8ns <10ns)
10K ECL
5 Tap P/N
Tap 1
Tap 2
Tap 3
Tap 4
Total - Tap 5
DECL-6
DECL-10
DECL-15
DECL-20
DECL-25
DECL-30
DECL-40
DECL-45
DECL-50
DECL-75
DECL-100
DECL-125
DECL-150
DECL-200
DECL-250
2.0
2.0
3.0
4.0
5.0
6.0
8.0
9.0
10.0
15.0
20.0
25.0
30.0
40.0
50.0
3.0
4.0
6.0
8.0
10.0
12.0
16.0
18.0
20.0
30.0
40.0
50.0
60.0
80.0
100.0
4.0
6.0
9.0
12.0
15.0
18.0
24.0
27.0
30.0
45.0
60.0
75.0
90.0
120.0
150.0
5.0
8.0
12.0
16.0
20.0
24.0
32.0
36.0
40.0
60.0
80.0
100.0
120.0
160.0
200.0
6 ± 0.8
10 ± 1.0
15 ± 1.5
20 ± 1.5
25 ± 1.5
30 ± 1.5
40 ± 2.0
45 ± 2.25
50 ± 2.5
75 ± 3.75
100 ± 5.0
125 ± 6.25
150 ± 7.5
200 ± 10.0
250 ± 12.5
Tap-to-Tap
(ns)
∗∗ 1 ± 0.4
2 ± 0.6
3 ± 0.8
4 ± 1.0
5 ± 1.0
6 ± 1.5
8 ± 2.0
9 ± 2.0
10 ± 2.0
15 ± 2.5
20 ± 3.0
25 ± 3.0
30 ± 3.0
40 ± 4.0
50 ± 5.0
** This part numbers does not have 5 equal taps.
Specified Tap-to-Tap Delays are referenced to Tap 1.
OPERATING SPECIFICATIONS (10K ECL)
V
EE
Supply Voltage .............................................. -5.20
±
0.25 VDC
Supply Current, I
EE
,
DECL
.......................... 60 mA typ., 75 mA max.
Supply Current, I
EE
,
FECL
.......................... 40 mA typ., 65 mA max.
Supply Current, I
EE
,
MECL
....................... 85 mA typ., 105 mA max.
Logic “1” Input:
V
IH
................................................ -0.98 V min.
I
IH
.................................................. 265
µA
max.
Logic “0” Input:
V
IL
................................................. -1.63 V max.
I
IL
.................................................. 0.5 mA max.
V
OH
Logic “1” Voltage Out .............................................. -0.96 V min.
V
OL
Logic “0” Voltage Out .............................................. -1.65V max.
T
RO
Output Rise Time .................................................. < 3.00 ns typ.
Input Pulse Width, P
WI
(DECL,FECL) ......... 40% of total delay, min.
Input Pulse Width, P
WI
(MECL) ................ 100% of total delay, min.
Operating Temperature Range ................................... -30
O
to +85
O
C
Storage Temperature Range ..................................... -65
O
to +150
O
C
(Measurements made at 25
O
C)
V
EE
Supply Voltage ................................................................. -5.20VDC
Input Pulse Voltage ....................................................... -.80V to -1.80V
Input Pulse Rise Time ......................................................... 3.00ns max.
Input Pulse Period ....................................................... 4.0 x Total Delay
Input Pulse Duty Cycle .................................................................... 50%
Outputs terminated through 100
Ω
to -2.00 Vdc.
Dimensions in Inches (mm) -- Unused Leads Removed Per Schematic
.810
(20.57)
MAX.
.400
(10.16)
MAX.
16
15
DECL
Style Schematic
Vcc Tap1 Tap3 Tap5
14
13
1
Vcc
3
4
5
IN
8
Vee
Tap2 Tap4
FECL
Style Schematic
Vcc
OUT
15
OUT
9
16
TEST CONDITIONS
1
Vcc
4
IN
8
Vee
MECL
Style Schematic
Vcc OUT
1
OUT
2
OUT
3
15
14
13
.260 .300
(6.60) (7.62)
TYP. MAX.
16
.120
(3.05)
MIN.
.010
(0.25)
TYP.
1
5
IN
1
6
IN
2
7
8
.050
(1.27)
TYP.
.100
(2.54)
TYP.
.020
(0.51)
TYP.
.300
(7.62)
Vcc
IN
3
Vee
6SHFLILFDWLRQV VXEMHFW WR FKDQJH ZLWKRXW QRWLFH
www.rhombus-ind.com
UKRPEXV LQGXVWULHV LQF
Also Available in 10KH ECL Versions: DECLH, FECLH & MECLH Series
)RU RWKHU YDOXHV &XVWRP 'HVLJQV FRQWDFW IDFWRU\
26
sales@rhombus-ind.com
TEL: (714) 898-0960
FAX: (714) 896-0971
DECL_FM 2001-01
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
