电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C1366B-250AC

产品描述Cache SRAM, 256KX36, 2.6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
产品类别存储    存储   
文件大小659KB,共27页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY7C1366B-250AC概述

Cache SRAM, 256KX36, 2.6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

CY7C1366B-250AC规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码QFP
包装说明14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
针数100
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间2.6 ns
其他特性PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)250 MHz
I/O 类型COMMON
JESD-30 代码R-PQFP-G100
长度20 mm
内存密度9437184 bit
内存集成电路类型CACHE SRAM
内存宽度36
湿度敏感等级1
功能数量1
端子数量100
字数262144 words
字数代码256000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织256KX36
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码LQFP
封装等效代码QFP100,.63X.87
封装形状RECTANGULAR
封装形式FLATPACK, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)225
电源2.5/3.3,3.3 V
认证状态Not Qualified
座面最大高度1.6 mm
最大待机电流0.03 A
最小待机电流3.14 V
最大压摆率0.25 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子形式GULL WING
端子节距0.65 mm
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度14 mm
Base Number Matches1

文档预览

下载PDF文档
PRELIMINARY
CY7C1366B
CY7C1367B
256K x 36/512K x 18 Pipelined
Double-cycle Deselect SRAM
Features
• Supports bus operation up to 250 MHz
— Available speed grades are 250, 200, and 166 MHz
• Fully registered inputs and outputs for pipelined
operation
• Single 3.3V power supply
• Supports 3.3V and 2.5V I/Os
• Fast clock-to-output times
— 2.6ns (for 250 MHz device)
— 3.0ns (for 200 MHz device)
— 3.5 ns (for 166 MHz device)
User-selectable burst counter supporting Intel
Pentium
®
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous output enable
Two Cycle Chip Deselect
Available as a 100-pin TQFP, 119-Ball BGA, 165-Ball
FBGA
TQFP and FBGA has 3 Chip Enables
119 BGA has 2-Chip Enables
IEEE 1149.1 JTAG-compatible Boundary Scan for 119
BGA and 165 FBGA Packages
“ZZ” Sleep Mode option and Stop Clock option
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock.
Maximum access delay from the clock rise is 2.6 ns (250 MHz
device).
The CY7C1366B and CY7C1367B support either the inter-
leaved burst sequence used by the Intel Pentium processor or
a linear burst sequence used by processors such as the
PowerPC™. The burst sequence is selected through the
MODE pin (Pin 31 and ball R3 for the TQFP and BGA
packages, respectively.) Accesses can be initiated by
asserting either the Processor Address Strobe (ADSP) or the
Controller Address Strobe (ADSC) at clock rise. Address
advancement through the burst sequence is controlled by the
ADV input. A 2-bit on-chip wraparound burst counter captures
the first address in a burst sequence and automatically incre-
ments the address for the rest of the burst access.
Byte write operations are qualified with the Byte Write Select
(BW
a,b,c,d
for 1366B and BW
a,b
for 1367B) inputs. A Global
Write Enable (GW) overrides all byte write inputs and writes
data to all four bytes. All writes are conducted with on-chip
synchronous self-timed write circuitry.
Three synchronous Chip Selects (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output three-state control. In order to provide
proper data during depth expansion, OE is masked during the
first clock of a read cycle when emerging from a deselected
state.
Functional Description
The CY7C1366B and CY7C1367B are 3.3V, 256K x 36 and
512K x 18 synchronous-pipelined cache SRAM, respectively.
Logic Block Diagram
CLK
CE
ADV
A
X
DQ
X
DQP
X
BW
X
1366B
A
[17:0]
DQ
a,b,c,d
DQP
a,b,c,d
BW
a,b,c,d
1367B
A
[18:0]
DQ
a,b
DQP
a,b
BW
a,b
A
x
GW
CE
1
CE
2
CE
3
BWE
BW
x
MODE
ADSP
ADSC
ZZ
OE
CONTROL
and WRITE
LOGIC
D
Data-In REG.
Q
CLK
OUTPUT
REGISTERS
and LOGIC
256Kx36/
512Kx18
MEMORY
ARRAY
DQ
x
DQP
x
Cypress Semiconductor Corporation
Document #: 38-05096 Rev. *A
3901 North First Street
San Jose
CA 95134 • 408-943-2600
Revised November 12, 2002

CY7C1366B-250AC相似产品对比

CY7C1366B-250AC CY7C1367B-250BZC CY7C1366B-250BZC CY7C1366B-250BGC CY7C1367B-250AC CY7C1367B-250BGC
描述 Cache SRAM, 256KX36, 2.6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 Cache SRAM, 512KX18, 2.6ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 256KX36, 2.6ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 Cache SRAM, 256KX36, 2.6ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119 Cache SRAM, 512KX18, 2.6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 Cache SRAM, 512KX18, 2.6ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合
零件包装代码 QFP BGA BGA BGA QFP BGA
包装说明 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
针数 100 165 165 119 100 119
Reach Compliance Code compliant compliant compliant compliant compliant compliant
ECCN代码 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
最长访问时间 2.6 ns 2.6 ns 2.6 ns 2.6 ns 2.6 ns 2.6 ns
其他特性 PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE
最大时钟频率 (fCLK) 250 MHz 250 MHz 250 MHz 250 MHz 250 MHz 250 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-PQFP-G100 R-PBGA-B165 R-PBGA-B165 R-PBGA-B119 R-PQFP-G100 R-PBGA-B119
长度 20 mm 15 mm 15 mm 22 mm 20 mm 22 mm
内存密度 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit
内存集成电路类型 CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
内存宽度 36 18 36 36 18 18
湿度敏感等级 1 1 1 1 1 1
功能数量 1 1 1 1 1 1
端子数量 100 165 165 119 100 119
字数 262144 words 524288 words 262144 words 262144 words 524288 words 524288 words
字数代码 256000 512000 256000 256000 512000 512000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 256KX36 512KX18 256KX36 256KX36 512KX18 512KX18
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LQFP TBGA TBGA BGA LQFP BGA
封装等效代码 QFP100,.63X.87 BGA165,11X15,40 BGA165,11X15,40 BGA119,7X17,50 QFP100,.63X.87 BGA119,7X17,50
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK, LOW PROFILE GRID ARRAY, THIN PROFILE GRID ARRAY, THIN PROFILE GRID ARRAY FLATPACK, LOW PROFILE GRID ARRAY
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
峰值回流温度(摄氏度) 225 225 225 225 225 225
电源 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.6 mm 1.2 mm 1.2 mm 2.4 mm 1.6 mm 2.4 mm
最大待机电流 0.03 A 0.03 A 0.03 A 0.03 A 0.03 A 0.03 A
最小待机电流 3.14 V 3.14 V 3.14 V 3.14 V 3.14 V 3.14 V
最大压摆率 0.25 mA 0.25 mA 0.25 mA 0.25 mA 0.25 mA 0.25 mA
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 GULL WING BALL BALL BALL GULL WING BALL
端子节距 0.65 mm 1 mm 1 mm 1.27 mm 0.65 mm 1.27 mm
端子位置 QUAD BOTTOM BOTTOM BOTTOM QUAD BOTTOM
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
宽度 14 mm 13 mm 13 mm 14 mm 14 mm 14 mm
Base Number Matches 1 1 1 1 - -
EEWORLD大学堂----天线原理 哈工大 林澍
天线原理 哈工大 林澍:https://training.eeworld.com.cn/course/5781 本课程是电子信息类本科专业的必修课程,内容包括:天线的基本概念和基本理论;常用线天线及其阵列的基本工作原理; ......
桂花蒸 无线连接
急......可以将两个程序合并而互不影响吗?
下面是两个汇编程序.一个是数码管显示程序,一分钟+1;另一个是延时程序. 可不可以将两个程序合并,但是两个程序互不影响.怎么合并,请详细说说请指教.不胜感激....;本程序实现8段码 ......
hongfumail 单片机
ref2033芯片怎么替代电桥?
用ti的REF2033芯片怎么替代电桥?在做铂电阻测温 ...
测控一哥 模拟电子
这样的电路有问题吗
电路经常烧坏电源,我怀疑电路有问题,请教各位? 本帖最后由 chenxinli 于 2010-8-12 16:41 编辑 ]...
chenxinli 电源技术
網絡變壓器
RJ45端子與芯片之間通常有一個網絡變壓器,請問這個網絡變壓器起到什麼作用?不同型號的網絡變壓器又有哪些不同呢? ...
zhonghuadianzie PCB设计
朋友们帮忙看看这个电路什么作用啊?谢谢啊
如题,帮看看这个电路实现什么作用啊,我太菜了,实在看不懂啊 54058...
wfjwhy 模拟电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1943  2182  506  1669  412  33  59  53  2  13 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved