电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74595-5005

产品描述LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies
文件大小910KB,共2页
制造商Molex
官网地址https://www.molex.com/molex/home
下载文档 选型对比 全文预览

74595-5005概述

LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies

文档预览

下载PDF文档
FEATURES AND SPECIFICATIONS
LaneLink
TM
Dual Data Rate (DDR)
InfiniBand* Cable Assemblies
74595
4x
quality is achieved through improved manufacturing
methods and by reducing Electro Magnetic Interference
(EMI) emissions.
Molex offers a total DDR solution by providing the DDR
industry-standard interface with 4x connector options.
Recommended 4x PCB receptacles are the LaneLink
latching version, series 91804 or the LaneLink
jackscrew version, series 91803. For additional
information on Molex’s InfiniBand product offerings,
visit: www.molex.com/infiniband.html. For a
complete listing of Molex’s LaneLink products, visit:
www.molex.com/product/io/lanelink.html.
LaneLink DDR InfiniBand cable assemblies increase system speeds while improving signal quality
and lowering overall costs
Increased industry requirements for greater system
performance and scalability led to the development
of the Dual Data Rate (DDR) specification by the
InfiniBand technology group. Molex’s DDR assemblies
provide system speeds up to 40 Gbps over 8
differential cable pairs (4x).
Molex’s DDR InfiniBand cable assemblies provide
improved cable signal integrity versus standard 4x
InfiniBand cables (Series 74506). A new paddlecard
offers improved signal integrity over the previous edge
card connector and paddlecard design. In addition,
reduced costs are achieved due
to decreased assembly time. Superior cable assembly
Features and Benefits
n
New paddlecard design replaces PCB straddle-
mount connector to provide improved signal
integrity versus standard 4x InfiniBand cable
assemblies (Series 74506) and lower overall
assembly cost
n
Re-designed, die-cast back shell provides overall
EMI protection and reduces EMI emissions on
sides of plug
n
Improved method of cable-braid capture at the
cable-plug exit ensures lower EMI emissions on rear
of plug compared to standard 4x InfiniBand cables
n
Multiple latching versions available: squeeze,
lanyard and jackscrew provides greater flexibility
in system design and cable routing
n
Data rates up to 5 Gbps per pair doubles standard
4x InfiniBand data rates and provides up to 40
Gbps data rate for the total DDR system
Left-to-right: DDR InfiniBand cable assembly (Series 74595),
4x LaneLink receptacle (Series 91804)
SPECIFICATIONS
Reference Information
Packaging: Bag and Box
Mates With: 91803, 91804
Designed In: Millimeters
Electrical
Voltage: 30V AC per contact
Current: 0.5A per contact
Contact Resistance: 80 ohms
Mechanical - Latching
Mating Force: 55.50N (12.47 lb)
Unmating Force: 49.0N (11.01 lb)
Durability: 250 cycles
Physical
Housing: Zinc die cast
Operating Temperature: -20 to +85°C
*InfiniBand is a trademark of the InfiniBand Trade Association
4x Lanyard and Squeeze-style latch (Series 74595)
4x Jackscrew style latch - available upon request
12x Squeeze-style latch (Series 111000) - available Q4 2009

74595-5005相似产品对比

74595-5005 74595-5070 74595-5050 74595-5030 74595-5020 74595-5010
描述 LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies
分享fpga资料!!
fpga好资料!...
尧之裔 FPGA/CPLD
STM32的ADC使用DMA方式时数据被篡改
最近测试时发现STM32的ADC使用DMA方式读到的数据会出现下边的情况 开始怀疑是外界信号产生的高频干扰,经过几天的测试发现这个其实是DMA输出的内存数据中间被插入了额外的数据 通过第二张 ......
littleshrimp stm32/stm8
raw-os 已经更新到1091 版本
raw-os 已经更新到1091 版本,请到官网下载: http://www.raw-os.org/Download.html 修正记录请参考: https://github.com/jorya/raw-os ...
jorya_txj 嵌入式系统
关于PLL被优化的问题
我用PLL产生6个分频,但是同一时间只能使用一个分频时钟,quartus将其他没使用的分频时钟优化掉了,只布线了一个时钟,请问有没有办法不让quartus优化掉暂不使用的时钟呢?...
zhenpeng25 FPGA/CPLD
ECG十个电极和12导联
ECG十个电极和12导联 1.对ECG获取心电图信息不是很了解,ECG只有十个电极为什么称作12导联?电极和导联之间有什么关联? 2.什么叫做右脚驱动?为什么不能用左脚? 3.除了P ......
QWE4562009 测试/测量
想学习一下C6416 有没有什么经典的书籍 介绍这个的
做图像处理 用C6416 想问一下 有没有什么经典的书籍朱门介绍这个芯片以及怎么用的...
wufawutian8866 DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1750  65  575  1432  1335  36  2  12  29  27 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved