电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74595-5020

产品描述LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies
文件大小910KB,共2页
制造商Molex
官网地址https://www.molex.com/molex/home
下载文档 选型对比 全文预览

74595-5020概述

LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies

文档预览

下载PDF文档
FEATURES AND SPECIFICATIONS
LaneLink
TM
Dual Data Rate (DDR)
InfiniBand* Cable Assemblies
74595
4x
quality is achieved through improved manufacturing
methods and by reducing Electro Magnetic Interference
(EMI) emissions.
Molex offers a total DDR solution by providing the DDR
industry-standard interface with 4x connector options.
Recommended 4x PCB receptacles are the LaneLink
latching version, series 91804 or the LaneLink
jackscrew version, series 91803. For additional
information on Molex’s InfiniBand product offerings,
visit: www.molex.com/infiniband.html. For a
complete listing of Molex’s LaneLink products, visit:
www.molex.com/product/io/lanelink.html.
LaneLink DDR InfiniBand cable assemblies increase system speeds while improving signal quality
and lowering overall costs
Increased industry requirements for greater system
performance and scalability led to the development
of the Dual Data Rate (DDR) specification by the
InfiniBand technology group. Molex’s DDR assemblies
provide system speeds up to 40 Gbps over 8
differential cable pairs (4x).
Molex’s DDR InfiniBand cable assemblies provide
improved cable signal integrity versus standard 4x
InfiniBand cables (Series 74506). A new paddlecard
offers improved signal integrity over the previous edge
card connector and paddlecard design. In addition,
reduced costs are achieved due
to decreased assembly time. Superior cable assembly
Features and Benefits
n
New paddlecard design replaces PCB straddle-
mount connector to provide improved signal
integrity versus standard 4x InfiniBand cable
assemblies (Series 74506) and lower overall
assembly cost
n
Re-designed, die-cast back shell provides overall
EMI protection and reduces EMI emissions on
sides of plug
n
Improved method of cable-braid capture at the
cable-plug exit ensures lower EMI emissions on rear
of plug compared to standard 4x InfiniBand cables
n
Multiple latching versions available: squeeze,
lanyard and jackscrew provides greater flexibility
in system design and cable routing
n
Data rates up to 5 Gbps per pair doubles standard
4x InfiniBand data rates and provides up to 40
Gbps data rate for the total DDR system
Left-to-right: DDR InfiniBand cable assembly (Series 74595),
4x LaneLink receptacle (Series 91804)
SPECIFICATIONS
Reference Information
Packaging: Bag and Box
Mates With: 91803, 91804
Designed In: Millimeters
Electrical
Voltage: 30V AC per contact
Current: 0.5A per contact
Contact Resistance: 80 ohms
Mechanical - Latching
Mating Force: 55.50N (12.47 lb)
Unmating Force: 49.0N (11.01 lb)
Durability: 250 cycles
Physical
Housing: Zinc die cast
Operating Temperature: -20 to +85°C
*InfiniBand is a trademark of the InfiniBand Trade Association
4x Lanyard and Squeeze-style latch (Series 74595)
4x Jackscrew style latch - available upon request
12x Squeeze-style latch (Series 111000) - available Q4 2009

74595-5020相似产品对比

74595-5020 74595-5070 74595-5050 74595-5030 74595-5010 74595-5005
描述 LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies LaneLinkTM Dual Data Rate (DDR) InfiniBand* Cable Assemblies
DCO和FLL频率请教
单片机的型号是MSP430f449,看文档的时候有这么一段------ Resl1.0,Resl1.1,Resl1.2 三位控制某个内部电阻以决定标称频率。 Resl=0,选择最低的标称频率。 …….. Resl=7,选择最高的标 ......
470375939 微控制器 MCU
lpc824 DIP开发板FB1和FB2是啥元件?
最近看了一眼lpc824 DIP开发板的资料,发现板子上有两个元件FB1和FB2,用来连接AGND和DGND的。原理图符号是一个电感元件,搞不懂这两个元件是“磁珠”或是“电感”,还是什么其它元器件? ...
bigbat NXP MCU
typedef总结小记
本帖最后由 paulhyde 于 2014-9-15 09:04 编辑 36553自己学习typedef总结,希望对大家有用!:loveliness: ...
cuizhihao 电子竞赛
CC2530中串口波特率改为9600时单个数据包来不及接收的解决方案
在调试CC2530过程中发现波特率改为9600时,单个包仅有3个Byte时,接收DMA就会启动因而数据包被强迫拆分成多个,显然只要将接收DMA启动延时做到足够大即可。具体修改内容如下:在_hal_uart_dma.c ......
wateras1 无线连接
各位高手!!!!请教大家有关ise10.1 的FFT ip核的使用方法,老出错
想用一个fft用于频率识别,,在用ise10.1的时候遇到了问题,,调用ip核的时候老出错,,求大神帮忙解答啊~~~谢谢啦...
hy_ever FPGA/CPLD
有没有好的IC推荐一下
我经常将PNP/NPN三极管连接成推挽输出,推动大功率负载。只要数字输出,不需要模拟输出有没有什么IC,请各位推荐一下。...
display8989 模拟电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 525  801  575  1369  2868  11  17  12  28  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved