电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CN1J4NTTD

产品描述Flat Chip Resistor Array
文件大小131KB,共4页
制造商KOA Speer
官网地址http://www.koaspeer.com/
下载文档 全文预览

CN1J4NTTD概述

Flat Chip Resistor Array

文档预览

下载PDF文档
KOA SPEER ELECTRONICS, INC.
SS-242 R7
AHA 5/01/08
Flat Chip Resistor Array
Type CN_K/N
1. Features
I
I
I
I
I
CERTIFIED
CERTIFIED
Manufactured to Type RK73 standards
Less board space than individuals chips
Marked with resistance value
Isolated resistor elements
Products with lead-free terminations meet EU-RoHS requirements. Pb located in glass material,
electrode and resistor element is exempt per Annex 1, exemption 5 of EU directive 2005/95/EC
Size
Code
NEW
1H2N
1E2K
1E4K
1J2K
1J4K
1F8K
1F8N
Dimensions
inches
(mm)
d
t
a (ref.)
2. Dimensions
L
W
C
b (ref.)
p (ref.)
.020
(0.5)
e
.014±.004
(0.35±0.1)
.031±.004 .024±.004 .006±.004 .006±.004 .014±.004 .014±.004
(0.8±0.1) (0.6±0.1) (0.15±0.1) (0.15±0.1) (0.35±0.1) (0.35±0.1)
.039±.004
(1.0±0.1)
.039±.004
.079±.004
(1.0±0.1)
(2.0±0.1)
.063±.006
(1.6±0.15)
.063±.006
.126±.006
(1.6±0.15)
(3.2±0.15)
.149±.004 .063±.008
(3.8±0.1) (1.6±0.2)
.006±.004
(0.15±0.1)
.010±.004
.010±.004
(0.25±0.1)
(0.25±0.1)
.012±.008 .010±.004
(0.3±0.2) (0.25±0.1)
.012±.004
(0.3±0.1)
.014
(0.35)
a
W
t
e
Protective
Coating
Electrode
L
p
b
C
d
.013±.004 .007±.002 .026±.004 .013±.004
(0.33±0.1) (0.17±0.05) (0.65±0.1) (0.33±0.1)
.012±.006 .006±.004
(0.3±0.15) (0.15±0.1)
.020
(0.5)
.012
(0.3)
.020
(0.5)
0.31
(0.8)
.013±.004
(0.33±0.1)
.020
(0.5)
Resistive
Film
Inner
Electrode
CN___K Convex/Square Corner
........
R1 R2
Rn
........
Ceramic
Substrate
0.024
(0.607)
.017±.004 .012±.004 .012±.004 .020±.004 .012±.004
(0.44±0.1) (0.296±0.1) (0.3±0.1) (0.5±0.1) (0.296±0.1)
.020
(0.5)
R1 = R2 = . . . = Rn
(n = 2, 4 or 8)
CN___K
3. Type Designation
The type designation shall be the following form:
CN
Type
1J
Size
1H
1E
1F
1J
Elements
2
4
8
4
1F8
Marking
Blank:
Marking
N: No
marking
Terminal
Convex
K:Convex
type with
square
corners
N: Flat
type with
square
corners
K
Termination
Material
T: Sn
(Other
termination
styles available,
contact factory
for options)
T
Packaging
TD
Nominal
Resistance
2 significant
figures + 1
multiplier
for ±5%
3 significant
figures + 1
multiplier
for ±1%
101
Tolerance
F: ±1%
J: ±5%
J
TD: 7"
paper tape
TDD: 10"
paper tape
PAGE 1 OF 4
Bolivar Drive
I
P.O. Box 547
I
Bradford, PA 16701
I
USA
I
814-362-5536
I
Fax 814-362-8883
I
www.koaspeer.com
Specifications given herein may be changed at any time without prior notice. Please confirm technical specifications before you order and/or use.
mount 不上
root@arago:/# mount /dev/mtdblock4 /mnt/aaa/ mtdblock_open ok mtdblock: read on "filesystem" at 0x0, size 0x200 end_request: I/O error, dev mtdblock4, sector 0 FAT: unable to ......
tkalxy 嵌入式系统
TI推出首款200W和100W USB Type-C™和USB电力输送控制器
德州仪器(TI)近日推出了两款新型USB Type-C™和USB电力输送(PD)控制器,具有完全集成的电源路径,可简化设计,最大限度减小解决方案尺寸并加快产品上市速度。TPS65987D和TPS65988为系 ......
alan000345 TI技术论坛
S波段接收前端用单片混频器的CAD
提要 报道了S波段接收前端用单片混频器的设计方法,运用LIBRA软件对混频器进行谐波平衡分析与优化,结果表明该软件是进行非线性电路设计很有效的工具。...
JasonYoo 测试/测量
Xscale处理器的数据/地址总线原理请教
我手上有一个基于Xscale处理器pxa255的开发板hyper255B,通过查看原理图,查到了以下东西: 1.有一个三八译码器(74LCX138),译码器的三个输入端分别连在地址总线SA-A20到SA-A22上; 2.上面的译 ......
flcqzc 嵌入式系统
工作机会,有兴趣的人过来看看咯~ (3个职位,RF方向,上海)
Engineer – Clock Requirement: high, system level. This candidate is the first application engineer focusing on clock product in the team, who we hope to have communication back ......
Amelicalee 求职招聘
谁有<C语言嵌入式系统开发Michael J.Pont 著>的光盘原代码啊,跪求,yingjun329@126.com
谁有<C语言嵌入式系统开发Michael J.Pont 著>的光盘原代码啊,跪求,yingjun329@126.com...
wangshenglin 编程基础

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 985  1570  2922  2008  1083  27  50  16  56  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved