电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MKP1845-433-634-G

产品描述CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 630 V, 0.33 uF, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT
产品类别无源元件    电容器   
文件大小463KB,共6页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准
下载文档 详细参数 全文预览

MKP1845-433-634-G概述

CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 630 V, 0.33 uF, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT

MKP1845-433-634-G规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Vishay(威世)
包装说明,
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性RATED AC VOLTAGE(V): 400V
电容0.33 µF
电容器类型FILM CAPACITOR
直径17.5 mm
介电材料POLYPROPYLENE
JESD-609代码e3
长度44 mm
制造商序列号MKP1845
安装特点THROUGH HOLE MOUNT
负容差5%
端子数量2
最高工作温度100 °C
最低工作温度-55 °C
封装形状TUBULAR PACKAGE
封装形式Axial
包装方法AMMO PACK
正容差5%
额定(AC)电压(URac)250 V
额定(直流)电压(URdc)630 V
系列MKP 1845
表面贴装NO
端子面层Matte Tin (Sn)
端子形状WIRE
Base Number Matches1

文档预览

下载PDF文档
MKP 1845
Vishay Roederstein
Metallized Polypropylene Film Capacitor
Related Document: IEC 60384-16
Dimensions in millimeters
Ød
CAPACITANCE RANGE
1000 pF to 4.7 µF
FEATURES
Product is completely lead (Pb)-free.
Product is RoHS compliant.
40.0 ± 5.0
L
Max.
40.0 ± 5.0
D
Max.
CAPACITANCE TOLERANCES
± 20 % (M), ± 10 % (K), ± 5 % (J)
e3
RoHS
COMPLIANT
RATED VOLTAGES (U
R
):
D
7.0
< 16.0
16.0
Ød
0.7
0.8
1.0
160 VDC, 250 VDC, 400 VDC, 630 VDC,
1000 VDC, 1600 VDC, 2000 VDC
PERMISSIBLE AC VOLTAGES (RMS) UP TO 60Hz
100 VAC, 160 VAC, 220 VAC, 400 VAC, 600 VAC, 650 VAC,
700 VAC
MAIN APPLICATIONS
High voltage, high current and high pulse operations,
deflection circuits in TV sets (S-correction and fly-back
tuning). Protection circuits in SMPS’s. Snubber and
electronic ballast circuits. Input and output filtering in SPS
designs, storage, timing and integrating circuits.
TEST VOLTAGE (ELECTRODE/ELECTRODE)
1.6 x U
R
for 2 s
INSULATION RESISTANCE
Measured at 100 VDC after one minute
For C
0.33 µF:
100000 MΩ minimum value (150000 MΩ typical value)
MARKING
TIME CONSTANT
Manufacturer's logo/type/C-value/rated voltage/tolerance/
date of manufacture
Measured at 100 VDC after one minute
For C > 0.33 µF:
30000 s minimum value (50000 s typical value)
DIELECTRIC
Polypropylene film
TEMPERATURE COEFFICIENT
- 250 x 10
-6
/°C (typical value)
ELECTRODES
COATING
Vacuum deposited aluminum
Metal-foil-wrapped, insulated, epoxy resin sealed, flame
retardant
CAPACITANCE DRIFT
Up to + 40 °C, ± 0.5 % for a period of two years
DERATING FOR DC AND AC.CATEGORY VOLTAGE U
C
At + 85 °C: U
C
= 1.0 U
R
At + 100 °C: U
C
= 0.7 U
R
CONSTRUCTION
Extended double-sided metallized polyester film, internal
series connection (630 to 2000 VDC), double-sided
metallized polyester carrier film, (refer to general
information)
SELF INDUCTANCE
~ 12 nH measured with 6mm long leads
PULL TEST ON LEADS
20 N in direction of leads according to IEC 60068-2-21
LEADS
Tinned wire
BEND TEST ON LEADS
RELIABILITY
2 bends through 90 °C with half of the force used in pull test
Operational life > 300000 h
Failure rate < 10 FIT (40 °C and 0.5 x U
R
)
For further details, please refer to the general information
available at www.vishay.com/?26033.
IEC TEST CLASSIFICATION
55/100/56, according to IEC 60068
OPERATING TEMPERATURE RANGE
- 55 °C to + 100 °C
MAXIMUM PULSE RISE TIME
160 VDC
250 VDC
400 VDC
630 VDC
1000 VDC
17
900
1140
1840
22
450
560
910
3430
29
260
320
520
2120
2800
34
202
240
400
1524
2000
44
140
170
280
980
1280
If the maximum pulse voltage is less than the rated voltage higher d
v
/d
t
values can be permitted.
Document Number: 26023
Revision: 07-Feb-06
For technical questions contact; dc-film@vishay.com
CAPACITOR
LENGTH (MM)
Maximum Pulse Rise Time d
v
/d
t
[V/µs]
1600 VDC
3800
2680
1690
2000 VDC
6200
4200
2600
www.vishay.com
1
让PCB Layout工程师相见恨晚的一些Allegro实战技巧
1、Allegro封装原点修改打开 dra文件后 在菜单栏 setup - change drawing origin 在命令栏输入 新的参考点位置 如想更改新坐标位置为 1,2 。输入 x 1 2http://img.xiumi.us/xmi/ua/osVx/i/2a1 ......
mwkjhl PCB设计
单片机脉搏测量仪
本文介绍一种用单片机制作的脉搏测量仪,只要把手指放在传感器内,很快就可以精确测出每分钟脉搏数,测量的结果用三位数字显示出来。   一、电路工作原理   电路原理见附图。电路由传感 ......
ZYXWVU 医疗电子
EVC下如何开发wifi程序
想要在EVC下开发wifi的程序,驱动PDA上的wifi功能传数据,该如何操作,请各位给点建议?...
wawj1819 嵌入式系统
IC 封装术语详解
IC 封装术语详解...
feifei PCB设计
【FPGA问题讨论】多串口输入数据到FPGA,解析不稳定
目前,FPGA程序对外部多个串口的信号进行解析和数据处理,目前遇到问题,解析的数据总有端口出现随机错误。正常情况我们设计的是,对输入FPGA的多个串口信号进行并行的解析,然后把解析的数据进 ......
eeleader FPGA/CPLD
关于PievectTablelnit的地址问题
请教各位大侠,为什么在下面的程序中有for(i=0; i < 128; i++) *Dest++ = *Source++;这个语句呢?它的作用是什么呢? void InitPieVectTable(void){int16i;Uint32 *Source = (void *) &PieV ......
qlb 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 184  2314  2057  1991  570  50  51  9  42  40 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved