ACS257MS
November 1997
Radiation Hardened
Quad 2-Input Multiplexer with Three-State Outputs
Description
The Radiation Hardened ACS257MS is a Quad 2-Channel
multiplexer which selects four bits of data from one of two
sources under the control of a single select pin. The Output
Enable input is active LOW and controls all outputs. When OE
is set HIGH, all outputs are configured into a high impedance
state, regardless of all other input conditions. All inputs are buff-
ered and the outputs are designed for balanced propagation
delay and transition times.
The ACS257MS is fabricated on a CMOS Silicon on Sapphire
(SOS) process, which provides an immunity to Single Event
Latch-up and the capability of highly reliable performance in
any radiation environment. These devices offer significant
power reduction and faster performance when compared to
ALSTTL types.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed below must be used when ordering.
Detailed Electrical Specifications for the ACS257 are
contained in SMD 5962-98008. A “hot-link” is provided
on our homepage with instructions for downloading.
http://www.intersil.com/data/sm/index.htm
Features
• QML Qualified Per MIL-PRF-38535 Requirements
• 1.25Micron Radiation Hardened SOS CMOS
• Radiation Environment
- Latch-up Free Under any Conditions
- Total Dose . . . . . . . . . . . . . . . . . . . . . . 3 x 10
5
RAD(Si)
- SEU Immunity . . . . . . . . . . . <1 x 10
-10
Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . >100MeV/(mg/cm
2
)
• Input Logic Levels . . .V
IL
= (0.3)(V
CC
), V
IH
= (0.7)(V
CC
)
• Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±8mA
• Quiescent Supply Current. . . . . . . . . . . . . . . . . . .400µA
• Propagation Delay
- Enable to Output . . . . . . . . . . . . . . . . . . . . . . . . . 13ns
- Input or Address to Output . . . . . . . . . . . . . . . . . 14ns
Applications
• 4-Bit Source Selection
• Data Routing
• High Frequency Switching
Ordering Information
SMD PART NUMBER
5962F9800801VEC
N/A
5962F9800801VXC
N/A
N/A
INTERSIL PART NUMBER
ACS257DMSR-02
ACS257D/Sample-02
ACS257KMSR-02
ACS257K/Sample-02
ACS257HMSR-02
TEMP. RANGE (
o
C)
-55 to 125
25
-55 to 125
25
25
PACKAGE
16 Ld SBDIP
16 Ld SBDIP
16 Ld Flatpack
16 Ld Flatpack
Die
CASE OUTLINE
CDIP2-T16
CDIP2-T16
CDFP4-F16
CDFP4-F16
N/A
Pinouts
ACS257 (SBDIP)
TOP VIEW
S 1
1I
0
2
1I
1
3
1Y 4
2I
0
5
2I
1
6
2Y 7
GND 8
16 V
CC
15 OE
14 4I
0
13 4I
1
12 4Y
11 3I
0
10 3I
1
9 3Y
ACS257 (FLATPACK)
TOP VIEW
S
1I
0
1I
1
1Y
2I
0
2I
1
2Y
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
OE
4I
0
4I
1
4Y
3I
0
3I
1
3Y
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
File Number
4429
1
ACS257MS
Die Characteristics
DIE DIMENSIONS:
Size: 2390µm x 2390µm (94 mils x 94 mils)
Thickness: 525µm
±25µm
(20.6 mils
±1
mil)
Bond Pad: 110µm x 110µm (4.3 x 4.3 mils)
METALLIZATION:
Al
Metal 1 Thickness: 0.7µm
±0.1µm
Metal 2 Thickness: 1.0µm
±0.1µm
SUBSTRATE POTENTIAL:
Unbiased Insulator
PASSIVATION
Type: Phosphorous Silicon Glass (PSG)
Thickness: 1.30µm
±0.15µm
SPECIAL INSTRUCTIONS:
Bond V
CC
First
ADDITIONAL INFORMATION:
Worst Case Density: <2.0 x 10
5
A/cm
2
Transistor Count: 212
Metallization Mask Layout
ACS257MS
1I
0
S
V
CC
OE
1I
1
4I
0
1Y
4I
1
2I
0
4Y
2I
1
3I
0
2Y
GND
3Y
3I
1
All Intersil semiconductor products are manufactured, assembled and tested under
ISO9000
quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site
http://www.intersil.com
2
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
