电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962H9654101VEA

产品描述J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
产品类别逻辑    逻辑   
文件大小167KB,共19页
制造商Cobham PLC
下载文档 详细参数 选型对比 全文预览

5962H9654101VEA概述

J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16

5962H9654101VEA规格参数

参数名称属性值
厂商名称Cobham PLC
包装说明SIDE BRAZED, CERAMIC, DIP-16
Reach Compliance Codeunknown
ECCN代码3A001.A.1.A
系列ACT
JESD-30 代码R-XDIP-T16
JESD-609代码e0
长度19.05 mm
负载电容(CL)50 pF
逻辑集成电路类型J-KBAR FLIP-FLOP
最大I(ol)0.008 A
位数2
功能数量2
端子数量16
最高工作温度125 °C
最低工作温度-55 °C
输出极性COMPLEMENTARY
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DIP
封装等效代码DIP16,.3
封装形状RECTANGULAR
封装形式IN-LINE
电源5 V
Prop。Delay @ Nom-Sup27 ns
传播延迟(tpd)27 ns
认证状态Qualified
筛选级别38535V;38534K;883S
座面最大高度5.08 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层TIN LEAD
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
总剂量1M Rad(Si) V
触发器类型POSITIVE EDGE
宽度7.62 mm
最小 fmax62 MHz
Base Number Matches1

文档预览

下载PDF文档
REVISIONS
LTR
A
B
C
DESCRIPTION
Changes in accordance with NOR 5962-R144-97.
Incorporate Revision A. Update boilerplate to MIL-PRF-38535 requirements. –
LTG
Correct the title to accurately describe the device function. Change figure 4,
switching waveforms and test circuit. Update boilerplate to the latest
MIL-PRF-38535 requirements. - jak
Update radiation features in section 1.5 and SEP test limits in table IB. Correct
function of pin 10 in figure 1. Update boilerplate paragraphs as specified in
MIL-PRF-38535 requirements. - MAA
DATE (YR-MO-DA)
96-12-10
01-09-04
07-11-07
APPROVED
Monica L. Poelking
Thomas M. Hess
Thomas M Hess
D
11-04-19
David J. Corbett
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
D
15
D
16
D
17
D
18
REV
SHEET
PREPARED BY
Thanh V. Nguyen
CHECKED BY
Thanh V. Nguyen
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
10
D
11
D
12
D
13
D
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil/
APPROVED BY
Monica L. Poelking
DRAWING APPROVAL DATE
96-04-12
REVISION LEVEL
MICROCIRCUIT, DIGITAL, ADVANCED CMOS,
RADIATION HARDENED, DUAL J-K FLIP-FLOP
WITH CLEAR AND PRESET, TTL COMPATIBLE
INPUTS, MONOLITHIC SILICON
SIZE
CAGE CODE
AMSC N/A
D
A
67268
5962-96541
SHEET 1 OF 18
DSCC FORM 2233
APR 97
5962-E221-11

5962H9654101VEA相似产品对比

5962H9654101VEA 5962H9654101QXA 5962H9654101QXC 5962H9654101VXC 5962H9654101QEA 5962H9654101VEC 5962H9654101VXA 5962H9654101QEC
描述 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16 J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
包装说明 SIDE BRAZED, CERAMIC, DIP-16 DFP, FL16,.3 DFP, FL16,.3 DFP, FL16,.3 DIP, DIP16,.3 DIP, DIP16,.3 DFP, FL16,.3 SIDE BRAZED, CERAMIC, DIP-16
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
ECCN代码 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A
系列 ACT ACT ACT ACT ACT ACT ACT ACT
JESD-30 代码 R-XDIP-T16 R-XDFP-F16 R-XDFP-F16 R-XDFP-F16 R-XDIP-T16 R-XDIP-T16 R-XDFP-F16 R-XDIP-T16
JESD-609代码 e0 e0 e4 e4 e0 e4 e0 e4
负载电容(CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
逻辑集成电路类型 J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP J-KBAR FLIP-FLOP
最大I(ol) 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A
位数 2 2 2 2 2 2 2 2
功能数量 2 2 2 2 2 2 2 2
端子数量 16 16 16 16 16 16 16 16
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
输出极性 COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 DIP DFP DFP DFP DIP DIP DFP DIP
封装等效代码 DIP16,.3 FL16,.3 FL16,.3 FL16,.3 DIP16,.3 DIP16,.3 FL16,.3 DIP16,.3
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 IN-LINE FLATPACK FLATPACK FLATPACK IN-LINE IN-LINE FLATPACK IN-LINE
电源 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Prop。Delay @ Nom-Sup 27 ns 27 ns 27 ns 27 ns 27 ns 27 ns 27 ns 27 ns
传播延迟(tpd) 27 ns 27 ns 27 ns 27 ns 27 ns 27 ns 27 ns 27 ns
认证状态 Qualified Qualified Qualified Qualified Qualified Qualified Qualified Qualified
筛选级别 38535V;38534K;883S 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535V;38534K;883S 38535Q/M;38534H;883B 38535V;38534K;883S 38535V;38534K;883S 38535Q/M;38534H;883B
座面最大高度 5.08 mm 2.921 mm 2.921 mm 2.921 mm 5.08 mm 5.08 mm 2.921 mm 5.08 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 NO YES YES YES NO NO YES NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子面层 TIN LEAD TIN LEAD GOLD GOLD TIN LEAD GOLD TIN LEAD GOLD
端子形式 THROUGH-HOLE FLAT FLAT FLAT THROUGH-HOLE THROUGH-HOLE FLAT THROUGH-HOLE
端子节距 2.54 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
总剂量 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
宽度 7.62 mm 6.731 mm 6.731 mm 6.731 mm 7.62 mm 7.62 mm 6.731 mm 7.62 mm
最小 fmax 62 MHz 62 MHz 62 MHz 62 MHz 62 MHz 62 MHz 62 MHz 62 MHz
Base Number Matches 1 1 1 1 1 1 1 1
请问:状态机被综合掉的问题
我用3段式写一个状态机没事,但我改成一段式写就出现了这个错误:Warning: Can't display state machine states -- register holding state machine bit "|singlestate|CURRENT_STATE.writedata ......
yaxuangela FPGA/CPLD
加密求助!
没有用到TI的BSL,自己写了BOOTLOAD。没有可设置加密的寄存器。怎么设置才能实现加密?...
auto_dut 微控制器 MCU
GD32e231c_START开发板,模板程序下去之后没有反应,
各位大神: GD32E231-START 开发板,demo程序下载后,没有反应,编译的什么的都正常。 下载也显示成功,GD—link 板上L_LED2这个灯一直在闪,这是什么情况?请赐教一下。 ...
zdzd23 GD32 MCU
电工要转业啦,发几个硬盘,PLC,送开发板啦
电工要转业啦,发几个硬盘,PLC,送开发板啦 本人转行不做电工啦,几个开发板和几个硬盘卖了和送了 要买啥东西请拍下,拍下付款,然后留言要哪个开发板,拍下后多余的我会修改价格或退给你 ......
fxyc87 淘e淘
基于BQ40z80的电量计电路设计原则
1.介绍 BQ40z80是完全集成的2-7节锂离子或锂聚合物电池管理芯片,采用已获专利的Impedance Track™技术,具备电流、电压和温度等全面的可编程保护功能。其硬件电路设计主要分为三个部分 ......
qwqwqw2088 模拟与混合信号
小车轮子安放+电磁阀问题
运水小车制作 问题1:两个定向后两轮边缘轮宽14CM(后轮直径6.5CM) 长29CM 两个万向前轮两轮间距应该是多少才稳定(直径是多少)???????????? 问题2:运水小车从A处到B处(在A处 ......
xom554 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2774  1290  96  2605  2463  29  7  39  52  30 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved