电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962H9659601QCA

产品描述NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
产品类别逻辑    逻辑   
文件大小93KB,共17页
制造商Cobham PLC
下载文档 详细参数 选型对比 全文预览

5962H9659601QCA概述

NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962H9659601QCA规格参数

参数名称属性值
包装说明DIP, DIP14,.3
Reach Compliance Codeunknown
ECCN代码3A001.A.1.A
系列AC
JESD-30 代码R-XDIP-T14
JESD-609代码e0
长度19.43 mm
逻辑集成电路类型NOR GATE
最大I(ol)0.008 A
功能数量2
输入次数4
端子数量14
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DIP
封装等效代码DIP14,.3
封装形状RECTANGULAR
封装形式IN-LINE
电源5 V
Prop。Delay @ Nom-Sup14 ns
传播延迟(tpd)12 ns
认证状态Qualified
施密特触发器NO
筛选级别38535Q/M;38534H;883B
座面最大高度5.08 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层TIN LEAD
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
总剂量1M Rad(Si) V
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
REVISIONS
LTR
A
B
DESCRIPTION
Changes in accordance with NOR 5962-R136-97. - JB
Add limit for linear energy threshold (LET) with no latch-up in section 1.5.
Update the boilerplate to the requirements of MIL-PRF-38535. Editorial changes
throughout. - TVN
DATE (
YR-MO-DA
)
96-11-20
07-01-22
APPROVED
Monica L. Poelking
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
B
15
B
16
REV
SHEET
PREPARED BY
Larry T. Gauder
CHECKED BY
Thanh V. Nguyen
APPROVED BY
Monica L. Poelking
DRAWING APPROVAL DATE
96-04-19
REVISION LEVEL
SIZE
CAGE CODE
B
1
B
2
B
3
B
4
B
5
B
6
B
7
B
8
B
9
B
10
B
11
B
12
B
13
B
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil
MICROCIRCUIT, DIGITAL, RADIATION HARDENED,
ADVANCED CMOS, DUAL 4-INPUT NOR GATE,
MONOLITHIC SILICON
AMSC N/A
B
A
SHEET
1
67268
OF
16
5962-96596
DSCC FORM 2233
APR 97
5962-E178-07

5962H9659601QCA相似产品对比

5962H9659601QCA 5962H9659601VXC 5962H9659601QXC 5962H9659601VCC 5962H9659601VXA 5962H9659601QXA 5962H9659601QCC 5962H9659601VCA
描述 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 NOR Gate, AC Series, 2-Func, 4-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
包装说明 DIP, DIP14,.3 DFP, FL14,.3 DFP, FL14,.3 DIP, DIP14,.3 DFP, FL14,.3 DFP, FL14,.3 DIP, DIP14,.3 DIP, DIP14,.3
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
ECCN代码 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A
系列 AC AC AC AC AC AC AC AC
JESD-30 代码 R-XDIP-T14 R-XDFP-F14 R-XDFP-F14 R-XDIP-T14 R-XDFP-F14 R-XDFP-F14 R-XDIP-T14 R-XDIP-T14
JESD-609代码 e0 e4 e4 e4 e0 e0 e4 e0
长度 19.43 mm 9.525 mm 9.525 mm 19.43 mm 9.525 mm 9.525 mm 19.43 mm 19.43 mm
逻辑集成电路类型 NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE
最大I(ol) 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A
功能数量 2 2 2 2 2 2 2 2
输入次数 4 4 4 4 4 4 4 4
端子数量 14 14 14 14 14 14 14 14
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 DIP DFP DFP DIP DFP DFP DIP DIP
封装等效代码 DIP14,.3 FL14,.3 FL14,.3 DIP14,.3 FL14,.3 FL14,.3 DIP14,.3 DIP14,.3
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 IN-LINE FLATPACK FLATPACK IN-LINE FLATPACK FLATPACK IN-LINE IN-LINE
电源 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Prop。Delay @ Nom-Sup 14 ns 14 ns 14 ns 14 ns 14 ns 14 ns 14 ns 14 ns
传播延迟(tpd) 12 ns 12 ns 12 ns 12 ns 12 ns 12 ns 12 ns 12 ns
认证状态 Qualified Qualified Qualified Qualified Qualified Qualified Qualified Qualified
施密特触发器 NO NO NO NO NO NO NO NO
筛选级别 38535Q/M;38534H;883B 38535V;38534K;883S 38535Q/M;38534H;883B 38535V;38534K;883S 38535V;38534K;883S 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535V;38534K;883S
座面最大高度 5.08 mm 2.921 mm 2.921 mm 5.08 mm 2.921 mm 2.921 mm 5.08 mm 5.08 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 NO YES YES NO YES YES NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子面层 TIN LEAD GOLD GOLD GOLD TIN LEAD TIN LEAD GOLD TIN LEAD
端子形式 THROUGH-HOLE FLAT FLAT THROUGH-HOLE FLAT FLAT THROUGH-HOLE THROUGH-HOLE
端子节距 2.54 mm 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
总剂量 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V
宽度 7.62 mm 6.2865 mm 6.2865 mm 7.62 mm 6.2865 mm 6.2865 mm 7.62 mm 7.62 mm
Base Number Matches 1 1 1 1 1 1 1 1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1499  1814  1913  814  1592  31  37  39  17  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved