电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

S-80138CLMC-JIX-T2

产品描述Power Supply Support Circuit, Fixed, 1 Channel, CMOS, PDSO5, SOT-23, 5 PIN
产品类别电源/电源管理    电源电路   
文件大小196KB,共19页
制造商ABLIC
下载文档 详细参数 全文预览

S-80138CLMC-JIX-T2概述

Power Supply Support Circuit, Fixed, 1 Channel, CMOS, PDSO5, SOT-23, 5 PIN

S-80138CLMC-JIX-T2规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称ABLIC
零件包装代码SOT-23
包装说明LSSOP,
针数5
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性DETECTION THRESHOLD VOLTAGE IS 3.8V
可调阈值NO
模拟集成电路 - 其他类型POWER SUPPLY SUPPORT CIRCUIT
JESD-30 代码R-PDSO-G5
长度2.9 mm
信道数量1
功能数量1
端子数量5
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码LSSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
座面最大高度1.3 mm
最大供电电压 (Vsup)10 V
最小供电电压 (Vsup)0.95 V
标称供电电压 (Vsup)1.2 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式GULL WING
端子节距0.95 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度1.6 mm
Base Number Matches1

文档预览

下载PDF文档
Rev.1.3
HIGH-PRECISION VOLTAGE DETECTOR WITH A
BUILT-IN DELAY CIRCUIT
S-801 Series
The S-801 Series is a high-precision voltage detector with a built-in delay
time generater of fixed time developed using CMOS process. The
detection voltage is fixed internally, with an accuracy of
±2.0%.
Internal
oscillator and counter timer can delay the release signal for a fixed time
with no external attachment part. Three delay times, 50 ms typ., 100ms
typ., or 200 ms typ. are available. Two output types, Nch open-drain and
CMOS output, are available.
s
Features
s
Applications
Ultra-low current consumption
Power monitor for portable equipment such as note type
personal computers, digital cameras, PDA devices, and
1.3
µA
typ. (at V
DD
=3.5 V)
Hysteresis characteristics
portable phone.
60 mV typ.
Constant voltage power monitor for cameras, video
Three delay times
equipment and communication devices.
A series : 50 ms typ.
Power monitor for microcomputers and reset for CPUs.
B series : 100 ms typ.
C series : 200 ms typ.
High-precision detection voltage
±2.0%
ON/OFF switch of delay time (DS pin)
Operating voltage
0.95 to 10.0 V
Detection voltage
2.2 to 6.0 V (0.1V step)
Output
Nch open-drain active low or CMOS active low output
s
Package
5 pin, SOT-23-5 (See PKG code, MP005-A)
s
Block Diagram
(1)
Nch open-drain active low output
5
(2) CMOS active low output
5
VDD
DELAY CIRCUIT
OSCILLATOR
COUNTER
TIMER
VDD
OUT
4
DELAY CIRCUIT
OSCILLATOR
COUNTER
TIMER
OUT
4
VREF
VSS
2
1
4
VREF
VSS
2
1
DS
DS
* Parasitic diode
Figure 1 Block Diagram (Nch open-drain)
Figure 2 Block Diagram (CMOS)
Seiko Instruments Inc.
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1069  1325  2886  2817  937  22  27  59  57  19 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved