Very low Jitter and Phase Noise (30-70ps Pk-Pk typical)
Clock (QTC)’. Designed to fit in a small 2.5mmx2.0mm
Output frequency range
oscillator module for high performance applications, the
o
<110MHz @ 1.8V operation
PL611s offers the best phase noise and jitter
o
<166MHz @ 2.5V operation
performance, smallest die size, and power consumption
o
<200MHz @ 3.3V operation
Input Frequency: Fundamental crystal: 10MHz-50MHz. of any comparable device. The power down feature of
PL611s, when activated, allows the IC to consume less
8bit Switch Capacitor for ±50ppm crystal C
L
tuning.
than 10µA of power, while its programming flexibility
Low current consumption, <10µA when PDB is
allows generating any output, using a low-cost crystal
activated.
input.
One programmable I/O pin can be configured as Output
Enable (OE) or Power Down (PDB) input.
Single 1.8V, 2.5V, or 3.3V ± 10% power supply
Operating temperature range from -40C to 85C
Wire bond (-02) or Flip-Chip (-03) pad layout.
PAD CONFIGURATION & DIE SPECIFICATION
0.85mm
(850µmx750µm)
0.85mm
(850µmx750µm)
Parameter
Chip size
Chip thickness
Pad size
Chip base
Value
0.75 x 0.85mm
<150-250µm
90µm
GND level
XIN
0.75mm
1
6
XOUT
0.75mm
XOUT
VDD
2
1
6
XIN
OE, FSEL,
PDB^, CLK1
GND
PL611s-03
PL611s-02
OE, FSEL,
PDB^, CLK1
GND
2
5
VDD
5
3
4
CLK
CLK
3
4
Y
X
(0,0)
Y
Note:
^ denotes internal pull up
(0,0)
X
Note:
^ denotes internal pull up
BLOCK DIAGRAM
XIN/FIN
XOUT
XTAL
OSC
Programmable
CLoad
F
REF
R-Counter
(8-bit)
M-Counter
(11-bit)
Phase
Detector
Charge
Pump
Loop
Filter
F
VCO
= F
REF
* (2 * M/R)
VCO
¸2
P-Counter
(5-bit)
¸1, ¸2
CLK0
F
OUT
= F
VCO
/ (2 * P)
Programmable Function
Programming
Logic
OE, PDB,
FSEL, CLK1
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408)944-0800 • fax + 1(408)474-1000 •
www.micrel.com
• Rev 07/09/12 • Page 1
PL611s-02/03
1.8V-3.3V PicoPLL
TM
Programmable Quick Turn Clock
TM
KEY PROGRAMMING PARAM ETERS
Output Frequency
CLK0
PLL Mode :
CLK0 = F
IN
* M / (R * P)
Where:
M=11 bit
R= 8 bit
P= 5 bit
P is an Odd/Even Divider
Direct Oscillation Mode:
CLK0 = F
IN
or F
IN
/(2*P)
CLK1
= F
IN
, F
IN
/2, CLK0 or
CLK0/2
0.85mm
(850µmx750µm)
Output Drive
Strength
Three optional drives
to choose from. They
are:
Low: 4mA
Std: 8mA (default)
High: 16mA
Crystal Load
Programmable
CLoad Tuning
8pF to 12pF
±50ppm typical
Programmable
Input/Output
One pad can be
configured as:
OE – input
PDB – input
FSEL – input
CLK1 – output
Charge-Pump
Current
Charge pump
current
4 levels;
programmable
XIN
0.75mm
1
6
XOUT
VDD
PL611s-02
OE, FSEL,
PDB^, CLK1
GND
2
5
3
4
CLK
Y
X
(0,0)
Note:
^ denotes internal pull up
PAD ASSIGNMENT AND DESCRIPTION (PL611s-02)
Name
XIN
Pad Assignment*
Pad #
1
X (µm)
125.00
Y (µm)
665.21
Type
I
Crystal input pad
This programmable I/O pin can be configured as an Output
Enable (OE) input, Power Down input (PDB), Frequency Select
(FSEL) input or CLK1 clock output.
OE, PDB,
FSEL, CLK1
2
85.00
375.00
B
State
0
OE
Tri-state CLK0
PDB
Power Down Mode
Tri-state CLK0
Operating mode
FSEL
Bank 0
Bank 1
Description
1 (default) Operating mode
GND
CLK
VDD
XOUT
3
4
5
6
85.00
765.00
765.00
725.00
115.45
115.45
375.00
665.21
P
O
P
O
GND connection
Programmable Clock Output
VDD connection
Crystal Output pad
* Note:
The X/Y coordinates indicate pad centers.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408)944-0800 • fax + 1(408)474-1000 •
www.micrel.com
• Rev 07/09/12 • Page 2
PL611s-02/03
1.8V-3.3V PicoPLL
TM
Programmable Quick Turn Clock
TM
0.85mm
(850µmx750µm)
XOUT
0.75mm
1
6
XIN
OE, FSEL,
PDB^, CLK1
GND
PL611s-03
VDD
2
5
CLK
3
4
Y
X
(0,0)
Note:
^ denotes internal pull up
PAD ASSIGNMENT AND DESCRIPTION (PL611s-03)
Name
XOUT
VDD
CLK
GND
Pad Assignment*
Pad # X (µm)
1
2
3
4
125.00
85.00
85.00
765.00
Y (µm)
665.21
375.00
115.45
115.45
Type
O
P
O
P
Crystal Output pad
VDD connection
Programmable Clock Output
GND connection
This programmable I/O pin can be configured as an Output
Enable (OE) input, Power Down input (PDB), Frequency Select
(FSEL) input or CLK1 clock output.
OE, PDB,
FSEL, CLK1
5
765.00
375.00
B
State
0
1 (default)
XIN
6
725.00
665.21
I
OE
Tri-state CLK0
Operating mode
PDB
Power Down Mode
Tri-state CLK0
Operating mode
FSEL
Bank 0
Bank 1
Description
Crystal input pad
* Note:
The X/Y coordinates indicate pad centers.
ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
PARAMETERS
Supply Voltage Range
Input Voltage Range
Output Voltage Range
Data Retention @ 85C
Storage Temperature
Ambient Operating Temperature
T
S
SYMBOL
V
DD
V
I
V
O
MIN.
-0.5
-0.5
-0.5
10
-65
-40
150
85
MAX.
7
V
DD
+0.5
V
DD
+0.5
UNITS
V
V
V
Year
C
C
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device
and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above
the operational limits noted in this specification is not implied.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408)944-0800 • fax + 1(408)474-1000 •
www.micrel.com
• Rev 07/09/12 • Page 3
PL611s-02/03
1.8V-3.3V PicoPLL
TM
Programmable Quick Turn Clock
TM
AC SPECIFICATIONS
PARAMETERS
Crystal Input Frequency (XIN)
Output Frequency*
Settling Time
Output Enable Time
(See MTC-1)
Output Disable Time
(See MTC-1)
VDD Sensitivity
@ V
DD
= 3.3V
@ V
DD
= 2.5V
@ V
DD
= 1.8V
At power-up (after V
DD
> 1.62V)
OE Function; Ta=25º C, 15pF Load. Add
one clock period to this measurement for a
usable clock output.
PDB Function; Ta=25º C, 15pF Load
Ta=25º C, 15pF Load
Frequency vs. V
DD
+/-10%
15pF Load, 10/90% V
DD
, High Drive, 3.3V,
-2
1
1
45
45
40
70
50
50
CONDITIONS
Fundamental Crystal
MIN.
10
TYP.
MAX.
50
200
166
110
2
10
2
100
2
1.5
1.5
55
55
60
ps
%
ms
ns
ms
ns
ppm
ns
ns
MHz
UNITS
MHz
Output Rise Time (See MTC-1)
Ta=25ºC
15pF Load, 90/10% V
DD
, High Drive, 3.3V,
Output Fall Time (See MTC-1)
Ta=25ºC
Duty Cycle (See MTC-1)
@2.5V and 3.3V over entire frequency
range, V
DD
/2
@1.8V, < 75MHz F
OUT
, V
DD
/2
@1.8V, 75MHz < F
OUT
<110MHz
Period Jitter, Pk-to-Pk**
(10,000 samples measured)
(See MTC-3)
With capacitive decoupling between V
DD
and GND.
* Note: When programming a device for use at a certain power supply voltage, it is OK to use that device at
higher power supply voltages also but not OK to use at lower power supply voltages.
** Note: Jitter performance depends on the programming parameters.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408)944-0800 • fax + 1(408)474-1000 •
www.micrel.com
• Rev 07/09/12 • Page 4
PL611s-02/03
1.8V-3.3V PicoPLL
TM
Programmable Quick Turn Clock
TM
DC SPECIFICATIONS
PARAMETERS
Supply Current, Dynamic,
Loaded Output
Supply Current, Dynamic,
Loaded Output
Supply Current, Dynamic,
Loaded Output
PLL Off: Supply Current,
Dynamic, Loaded Output
PLL Off: Supply Current,
Dynamic, Loaded Output
PLL Off: Supply Current,
Dynamic, Loaded Output
Stand By Current, Loaded
Outputs (See MTC-1)
Operating Voltage
Output Low Voltage
Output High Voltage
Output Current, Low Drive
(See MCT-2)
Output Current, Standard Drive
(See MCT-2)
Output Current, High Drive
(See MCT-2)
SYMBOL
I
DD
I
DD
I
DD
I
DD
I
DD
I
DD
I
DD
V
DD
V
OL
V
OH
I
OSD
I
OSD
I
OHD
I
OL
= +4mA Standard Drive
I
OH
= -4mA Standard Drive V
DD
– 0.4
V
OL
= 0.4V, V
OH
= 2.4V,
3.3V Operation
V
OL
= 0.4V, V
OH
= 2.4V,
3.3V Operation
V
OL
= 0.4V, V
OH
= 2.4V,
3.3V Operation
4
8
16
CONDITIONS
@ V
DD
=3.3V, 30MHz,
load=15pF
@ V
DD
=2.5V, 30MHz,
load=15pF
@ V
DD
=1.8V, 30MHz,
load=5pF
@ V
DD
=3.3V, 30MHz,
load=15pF
@ V
DD
=2.5V, 30MHz,
load=15pF
@ V
DD
=1.8V, 30MHz,
load=5pF
When PDB=0
1.62
MIN.
TYP.
6.0
3.9
2.1
2.0
1.6
0.8
<10
3.63
0.4
MAX.
UNITS
mA
mA
mA
mA
mA
mA
µA
V
V
V
mA
mA
mA
CRYSTAL SPECIFICATIONS
PARAMETERS
Fundamental Crystal Resonator Frequency
Crystal Loading Rating
(The IC can be programmed for any value in this range.)
Maximum Sustainable Drive Level
Operating Drive Level
Crystal Shunt Capacitance
Effective Series Resistance, Fundamental, 10 - 50MHz
(See MCT-4)
C0
ESR
30
4
30
SYMBOL
F
XIN
C
L (x ta l)
MIN.
10
8
TYP.
MAX.
50
12
100
UNITS
MHz
pF
W
W
pF
Ω
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408)944-0800 • fax + 1(408)474-1000 •
1 Introduction
In the mid-1960s, American scientist Maas conducted extensive experimental research on the charging process of open-cell batteries and proposed an acceptable charging curve for ...[详细]
电子竞赛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
