TS634
DUAL WIDE BAND OPERATIONAL AMPLIFIER
FOR ADSL LINE INTERFACE
s
LOW NOISE :
3.2nV/√Hz, 1.5pA/√Hz
s
HIGH OUTPUT CURRENT :
160mA
min.
s
VERY LOW HARMONIC AND INTERMODU-
LATION DISTORTION
s
HIGH SLEW RATE :
40V/µs
s
SPECIFIED FOR
25Ω
LOAD
DESCRIPTION
This device is particularly intended for applications
where multiple carriers must be amplified simulta-
neously with very low intermodulation products. It
has been mainly designed to fit with ADSL
chip-set such as ST70134 or ST70135.
The TS634 is a high output current dual operation-
al amplifier, with a large gain-bandwidth product
(130MHz) and capable of driving a 25Ω load at
12V power supply. The TS634 is fitted out with
Power Down function in order to decrease the
consumption.
The TS634 is housed in SO20 batwing plastic
package for a very low thermal resistance.
SO20 batwing - Top View
Power Down 1
D
SO20 Batwing
(Plastic Micropackage)
ORDER CODE
Part
Number
TS634ID
Temperature
Range
-40, +85°C
Package
D
•
P
D=Small
Outline Package (SO) - also available in Tape & Reel (DT)
PIN CONNECTIONS
(top view)
1
2
3
4
5
6
7
8
9
10
20
Vcc+ 1
Output 1
Vcc-
Vcc -
Vcc -
Vcc -
Vcc -
GND
Inverting input 1
Non-inverting input 1
Vcc -
Vcc -
Vcc -
Vcc -
Non-Inverting input 2
Inverting input 2
Power Down 2
_
+
19
18
17
16
15
14
Thermal Heat Tabs
connected to -Vcc
Thermal Heat Tabs
connected to -Vcc
+
_
13
APPLICATION
12
Output 2
11
Vcc+ 2
s
UPSTREAM line driver for Asymmetric Digital
Subscriber Line (ADSL) (NT).
March 2003
1/9
TS634
ABSOLUTE MAXIMUM RATINGS
Symbol
V
CC
V
id
V
in
T
oper
T
std
T
j
Supply voltage
1)
Differential Input Voltage
2)
Input Voltage Range
3)
Operating Free Air Temperature Range TS634TS634ID
Storage Temperature
Maximum Junction Temperature
Parameter
Value
±7
±2
±6
-40 to +85
-65 to +150
150
25
45
2.7
Unit
V
V
V
°C
°C
°C
°C/W
°C/W
W
SO20-Batwing
R
thjc
Thermal Resistance Junction to Case
R
thja
P
max.
Thermal Resistance Junction to Ambient Area
Maximum Power Dissipation (@25°C)
1. All voltages values, except differential voltage are with respect to network terminal.
2. Differential voltages are non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of input and output voltages must never exceed V
CC
+0.3V.
OPERATING CONDITIONS
Symbol
V
CC
V
icm
Supply Voltage
Common Mode Input Voltage
Parameter
Value
±2.5 to ±6
(V
CC
) +2 to (V
CC+
) -1
Unit
V
V
APPLICATION: ADSL LINE INTERFACE
ASCOT ADSL
CHIP-SET
TX
emission
LP filter
(analog
signal)
TS634
Line Driver
upstream
ST70135
ST70134
Power Down
HYBRID
CIRCUIT
RX
reception
(analog signal)
twisted-pair
telephone
line
VGA
downstream
TS636
Receiver
4-bit Gain Control
2/9
TS634
ELECTRICAL CHARACTERISTICS
V
CC
= ±6Volts, T
amb
= 25°C (unless otherwise specified)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
DC PERFORMANCE
∆V
io
I
io
Differential Input Offset Voltage
Input Offset Current
T
amb
= 25°C
T
amb
T
min.
< T
amb
< T
max.
T
amb
T
min.
< T
amb
< T
max.
V
ic
= 2V to 2V, T
amb
T
min.
< T
amb
< T
max.
V
ic
= ±6V to ±4V, T
amb
T
min.
< T
amb
< T
max.
No load, V
out
= 0
90
70
70
50
14
mA
88
dB
108
5
0.2
6
3
5
15
30
mV
µA
µA
I
ib
Input Bias Current
CMR
Common Mode Rejection Ratio
dB
SVR
I
CC
Supply Voltage Rejection Ratio
Total Supply Current per Operator
DYNAMIC PERFORMANCE
V
OH
V
OL
High Level Output Voltage
Low Level Output Voltage
I
out
= 160mA
R
L
connected to GND
I
out
= 160mA
R
L
connected to GND
V
out
= 7V peak
R
L
= 25Ω, T
amb
T
min.
< T
amb
< T
max.
GBP
SR
I
sink
I
source
ΦM14
ΦM6
Gain Bandwidth Product
Slew Rate
Output Current
Phase Margin at A
VCL
= 14dB
Phase Margin at A
VCL
= 6dB
A
VCL
= +7, f = 20MHz
R
L
= 100Ω
A
VCL
= +7, R
L
= 50Ω
V
id
= ±1V, T
amb
T
min.
< T
amb
< T
max.
R
L
= 25Ω//15pF
R
L
= 25Ω//15pF
23
160
140
60
40
6500
5000
130
40
MHz
V/µs
mA
°
°
4
4.5
-4.5
-4
V
V
A
VD
Large Signal Voltage Gain
11000
V/V
NOISE AND DISTORTION
en
in
THD
Equivalent Input Noise Voltage
Equivalent Input Noise Current
Total Harmonic Distortion
f = 100kHz
f = 100kHz
V
out
= 4Vpp, f = 100kHz
A
VCL
= -10
R
L
= 25Ω//15pF
F1 = 80kHz, F2 = 70kHz
V
out
= 8Vpp, A
VCL
= -10
Load = 25Ω//15pF
F1 = 80kHz, F2 = 70kHz
V
out
= 8Vpp, A
VCL
= -10
Load = 25Ω//15pF
3.2
1.5
-69
nV/√Hz
pA/√Hz
dB
IM2
-10
2nd Order Intermodulation Product
-77
dBc
IM3
-10
3rd Order Intermodulation Product
-77
dBc
3/9
TS634
POWER DOWN MODE
V
CC
= ±6Volts, T
amb
= 25°C
Symbol
V
pdw
Icc
pdw
R
pdw
C
pdw
Total Power Down Mode Current Consumption
Power Down Mode Ouput Impedance
Power Down Mode Output Capacitance
STANDBY CONTROL
operator 1
V
high level
V
high level
V
low level
V
low level
operator 2
V
low level
V
high level
V
low level
V
high level
Parameter
Thershold Voltage for Power Down Mode
Low Level
High Level
Min.
Typ.
0
3.3
1.4
33
OPERATOR STATUS
operator 1
Standby
Standby
Active
Active
operator 2
Active
Standby
Active
Standby
Max
0.8
150
Unit
V
µA
ΜΩ
pF
2
POWER DOWN EQUIVALENT SCHEMATIC
3rd ORDER INTERMODULATION
2 tones : 70kHz and 80kHz
V
cc
+
+
_
V
cc
-
.
.
POWER
DOWN
0
IM3 (dBc)
.. .
-10
-20
Ouput
-30
-40
-50
230kHz
90kHz
-60
-70
OUPUT IMPEDANCE IN POWER DOWN MODE
In Power Down Mode the output of the driver is in
"high impedance" state. It is really the case for the
static mode. Regarding the dynamic mode, the im-
pedance decreases due to a capacitive effect of
the collector-substrat and base collector junction.
The impedance behaviour comes capacitive, typi-
cally: 1.4MΩ // 33pF.
INTERMODULATION DISTORTION
The curves shown below are the measurements
results of a single operator wired as an adder with
a gain of 15dB. The operational amplifier is sup-
plied by a symmetric
±6V
and is loaded with 25Ω.
Two synthesizers (Rhode & Schwartz SME) gen-
erate two frequencies (tones) (70 & 80kHz or 180
& 280kHz). An HP3585 spectrum analyzer mea-
sures the spurious level at different frequencies.
The curves are traced for different output levels
(the value in the X axis is the value of each tone).
The output levels of the two tones are the same.
The generators and spectrum analyzer are phase
locked to enhance measurement precision.
4/9
-80
-90
-100
1
1,5
2
60kHz
220kHz
2,5
3
3,5
4
4,5
Vout peak (V)
2 tones : 180kHz and 280kHz
0
-10
-20
-30
IM3 (dBc)
-40
-50
-60
-70
-80
-90
-100
1
1,5
2
2,5
80kHz
380kHz
640kHz
740kHz
3
3,5
4
4,5
Vout peak (V)
TS634
Closed Loop Gain and Phase vs. Frequency
Gain=+2, Vcc=
±
6V, RL=25
Ω
Closed Loop Gain and Phase vs. Frequency
Gain=+6, Vcc=
±
6V, RL=25
Ω
10
200
20
200
Gain
15
0
100
Phase (degrees)
10
Gain
100
Phase (degrees)
Gain (dB)
-10
Phase
Gain (dB)
5
0
-5
0
Phase
0
-20
-100
-10
-15
-100
-30
-200
-20
-200
10kHz
100kHz
1MHz
10MHz
100MHz
10kHz
100kHz
1MHz
10MHz
100MHz
Frequency
Frequency
Closed Loop Gain and Phase vs. Frequency
Gain=+11, Vcc=
±
6V, RL=25
Ω
Equivalent Input Voltage Noise
Gain=+100, Vcc=
±
6V, no load
30
200
20
Gain
20
100
15
en (nV/VHz)
+
_
10k
10
Phase
0
-10
-20
-30
0
Phase (degrees)
Gain (dB)
10
100
-100
5
-200
0
100Hz
1kHz
10kHz
100kHz
1MHz
Frequency
10kHz
100kHz
1MHz
10MHz
Frequency
100MHz
Maximum Output Swing
Vcc=
±
6V, RL=25
Ω
Channel Separation (Xtalk) vs. Frequency
XTalk=20Log(V2/V1), Vcc=
±
6V, RL=25
Ω
5
4
3
2
VIN
-10
output
-20
-30
+
49.9Ω
_
V1
1kΩ
25Ω
100Ω
+
49.9Ω
_
swing (V)
Xtalk (dB)
1
0
-1
-2
-3
-4
-5
0
2
input
-40
-50
-60
-70
-80
-90
V2
1kΩ
25Ω
100Ω
4
6
8
10
-100
10kHz
100kHz
1MHz
10MHz
Time (µs)
Frequency
5/9
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
