电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC2285IUP-PBF

产品描述Dual 14-Bit, 125Msps Low Power 3V ADC
文件大小580KB,共24页
制造商Linear ( ADI )
官网地址http://www.analog.com/cn/index.html
下载文档 选型对比 全文预览

LTC2285IUP-PBF概述

Dual 14-Bit, 125Msps Low Power 3V ADC

文档预览

下载PDF文档
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
LTC2285
Dual 14-Bit, 125Msps
Low Power 3V ADC
DESCRIPTION
The LTC
®
2285 is a 14-bit 125Msps, low power dual 3V
A/D converter designed for digitizing high frequency,
wide dynamic range signals. The LTC2285 is perfect for
demanding imaging and communications applications
with AC performance that includes 72.2dB SNR and 82dB
SFDR for signals at the Nyquist frequency.
Typical DC specs include ±1.5LSB INL, ±0.6LSB DNL. The
transition noise is a low 1.3LSB
RMS
.
A single 3V supply allows low power operation. A separate
output supply allows the outputs to drive 0.5V to 3.6V
logic.
A single-ended CLK input controls converter operation.
An optional clock duty cycle stabilizer allows high perfor-
mance at full speed for a wide range of clock duty cycles.
A data ready output clock (CLKOUT) can be used to latch
the output data.
L,
LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other
trademarks are the property of their respective owners.
n
Integrated Dual 14-Bit ADCs
Sample Rate: 125Msps
Single 3V Supply (2.85V to 3.4V)
Low Power: 790mW
72.4dB SNR, 88dB SFDR
110dB Channel Isolation at 100MHz
Flexible Input: 1V
P-P
to 2V
P-P
Range
640MHz Full Power Bandwidth S/H
Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Data Ready Output Clock
Pin Compatible Family
125Msps: LTC2283 (12-Bit), LTC2285 (14-Bit)
105Msps: LTC2282 (12-Bit), LTC2284 (14-Bit)
80Msps: LTC2294 (12-Bit), LTC2299 (14-Bit)
65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit)
40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit)
64-Pin (9mm × 9mm) QFN Package
APPLICATIONS
n
n
n
n
Wireless and Wired Broadband Communication
Imaging Systems
Spectral Analysis
Portable Instrumentation
TYPICAL APPLICATION
+
ANALOG
INPUT A
INPUT
S/H
OV
DD
14-BIT
PIPELINED
ADC CORE
OUTPUT
DRIVERS
D13A
D0A
OGND
SNR (dBFS)
SNR vs Input Frequency,
–1dB, 2V Range
75
74
73
72
71
70
69
68
67
66
CLK A
CLOCK/DUTY CYCLE
CONTROL
CLOCK/DUTY CYCLE
CONTROL
OF
MUX
CLK B
CLKOUT
OV
DD
65
0
50
+
ANALOG
INPUT B
INPUT
S/H
14-BIT
PIPELINED
ADC CORE
OUTPUT
DRIVERS
D13B
D0B
OGND
2285 TA01
100 150 200 250 300 350
2285 TA01b
INPUT FREQUENCY (MHz)
2285fb
1

LTC2285IUP-PBF相似产品对比

LTC2285IUP-PBF LTC2285 LTC2285CUP-PBF LTC2285CUP
描述 Dual 14-Bit, 125Msps Low Power 3V ADC Dual 14-Bit, 125Msps Low Power 3V ADC Dual 14-Bit, 125Msps Low Power 3V ADC Dual 14-Bit, 125Msps Low Power 3V ADC

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 290  1408  691  440  2784  8  7  29  32  17 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved