TECHNICAL DATA
IN74ACT373
Octal 3-State Noninverting
Transparent Latch
High-Speed Silicon-Gate CMOS
The IN74ACT373 is identical in pinout to the LS/ALS373,
HC/HCT373. The IN74ACT373 may be used as a level converter for
interfacing TTL or NMOS outputs to High Speed CMOS inputs.
These latches appear transparent to data (i.e., the outputs change
asynchronously) when Latch Enable is high. When Latch Enable goes
low, data meeting the setup and hold time becomes latched.
•
TTL/NMOS Compatible Input Levels
•
Outputs Directly Interface to CMOS, NMOS, and TTL
•
Operating Voltage Range: 4.5 to 5.5 V
•
Low Input Current: 1.0
µA;
0.1
µA
@ 25°C
•
Outputs Source/Sink 24 mA
ORDERING INFORMATION
IN74ACT373N Plastic
IN74ACT373DW SOIC
T
A
= -40° to 85° C for all packages
LOGIC DIAGRAM
PIN ASSIGNMENT
FUNCTION TABLE
PIN 20=V
CC
PIN 10 = GND
Inputs
Output
Enable
L
L
L
H
Latch
Enable
H
H
L
X
D
H
L
X
X
Output
Q
H
L
No Change
Z
X = Don’t Care
Z = High Impedance
Rev. 00
IN74ACT373
MAXIMUM RATINGS
*
Symbol
V
CC
V
IN
V
OUT
I
IN
I
OUT
I
CC
P
D
Tstg
T
L
*
Parameter
DC Supply Voltage (Referenced to GND)
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
DC Output Sink/Source Current, per Pin
DC Supply Current, V
CC
and GND Pins
Power Dissipation in Still Air, Plastic DIP+
SOIC Package+
Storage Temperature
Lead Temperature, 1 mm from Case for 10 Seconds
(Plastic DIP or SOIC Package)
Value
-0.5 to +7.0
-0.5 to V
CC
+0.5
-0.5 to V
CC
+0.5
±20
±50
±50
750
500
-65 to +150
260
Unit
V
V
V
mA
mA
mA
mW
°C
°C
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package: : - 7 mW/°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
IN
, V
OUT
T
J
T
A
I
OH
I
OL
t
r
, t
f
*
Parameter
DC Supply Voltage (Referenced to GND)
DC Input Voltage, Output Voltage (Referenced to GND)
Junction Temperature (PDIP)
Operating Temperature, All Package Types
Output Current - High
Output Current - Low
Input Rise and Fall Time
*
(except Schmitt Inputs)
V
CC
=4.5 V
V
CC
=5.5 V
Min
4.5
0
-40
Max
5.5
V
CC
140
+85
-24
24
Unit
V
V
°C
°C
mA
mA
ns/V
0
0
10
8.0
V
IN
from 0.8 V to 2.0 V
This device contains protection circuitry to guard against damage due to high static voltages or electric fields.
However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this
high-impedance circuit. For proper operation, V
IN
and V
OUT
should be constrained to the range GND≤(V
IN
or
V
OUT
)≤V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V
CC
). Unused
outputs must be left open.
Rev. 00
IN74ACT373
DC ELECTRICAL CHARACTERISTICS
(Voltages Referenced to GND)
V
CC
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum High-
Level Input Voltage
Maximum Low -
Level Input Voltage
Minimum High-
Level Output Voltage
Test Conditions
V
OUT
=0.1 V or V
CC
-0.1 V
V
OUT
=0.1 V or V
CC
-0.1 V
I
OUT
≤
-50
µA
V
IN
= V
IL
or V
IH
I
OH
=-24 mA
I
OH
=-24 mA
V
OL
Maximum Low-
Level Output Voltage
I
OUT
≤
50
µA
*
*
Guaranteed Limits
25
°C
2.0
2.0
0.8
0.8
4.4
5.4
3.86
4.86
0.1
0.1
0.36
0.36
±0.1
±0.5
-40°C to
85°C
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
±1.0
±5.0
µA
µA
V
Unit
V
V
V
V
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
5.5
5.5
V
IN
= V
IL
or V
IH
I
OL
=24 mA
I
OL
=24 mA
V
IN
=V
CC
or GND
I
IN
I
OZ
Maximum Input
Leakage Current
Maximum Three-
State Leakage
Current
Additional Max
I
CC
/Input
+Minimum Dynamic
Output Current
+Minimum Dynamic
Output Current
Maximum Quiescent
Supply Current
(per Package)
V
IN
(OE)=V
IL
or V
IH
V
IN
=V
CC
or GND
V
OUT
=V
CC
or GND
V
IN
=V
CC
- 2.1 V
V
OLD
=1.65 V Max
V
OHD
=3.85 V Min
V
IN
=V
CC
or GND
∆I
CCT
I
OLD
I
OHD
I
CC
5.5
5.5
5.5
5.5
8.0
1.5
75
-75
80
mA
mA
mA
µA
*
All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms, one output loaded at a time.
Rev. 00
IN74ACT373
AC ELECTRICAL CHARACTERISTICS
(V
CC
=5.0 V
±
10%, C
L
=50pF,Input t
r
=t
f
=3.0 ns)
Guaranteed Limits
Symbol
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
C
IN
Parameter
Propagation Delay, Input D to Q (Figure 1)
Propagation Delay, Input D to Q (Figure 1)
Propagation Delay, Latch Enable to Q (Figure 2)
Propagation Delay, Latch Enable to Q (Figure 2)
Propagation Delay, Output Enable to Q
(Figure 3)
Propagation Delay, Output Enable to Q
(Figure 3)
Propagation Delay, Output Enable to Q
(Figure 3)
Propagation Delay, Output Enable to Q
(Figure 3)
Maximum Input Capacitance
25
°C
Min
2.5
2.0
2.5
2.0
2.0
2.0
2.5
1.5
4.5
Max
10
10
11
10
9.5
9.0
11
8.5
-40°C to 85°C
Min
1.5
1.5
2.0
1.5
1.5
1.5
2.5
1.0
4.5
Max
11.5
11.5
11.5
11.5
10.5
10.5
12.5
10
ns
ns
ns
ns
ns
ns
ns
ns
pF
Unit
Typical @25°C,V
CC
=5.0 V
C
PD
Power Dissipation Capacitance
40
pF
TIMING REQUIREMENTS
(V
CC
=5.0 V
±
10%, C
L
=50pF, Input t
r
=t
f
=3.0 ns)
Guaranteed Limits
Symbol
t
su
t
h
t
w
Parameter
Minimum Setup Time, Input D to Latch Enable
(Figure 4)
Minimum Hold Time, Latch Enable to
Input D (Figure 4)
Minimum Pulse Width, Latch Enable
(Figure 2)
25
°C
7.0
0
2.0
-40°C to 85°C
8.0
1.0
8.0
Unit
ns
ns
ns
Rev. 00
IN74ACT373
Figure 1. Switching Waveforms
Figure 2. Switching Waveforms
Figure 3. Switching Waveforms
Figure 4. Switching Waveforms
EXPANDED LOGIC DIAGRAM
Rev. 00
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
