D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
SG3525A
Pulse Width Modulator
Control Circuit
The SG3525A pulse width modulator control circuit offers
improved performance and lower external parts count when
implemented for controlling all types of switching power supplies.
The on−chip +5.1 V reference is trimmed to
"1%
and the error
amplifier has an input common−mode voltage range that includes the
reference voltage, thus eliminating the need for external divider
resistors. A sync input to the oscillator enables multiple units to be
slaved or a single unit to be synchronized to an external system clock.
A wide range of deadtime can be programmed by a single resistor
connected between the C
T
and Discharge pins. This device also
features built−in soft−start circuitry, requiring only an external timing
capacitor. A shutdown pin controls both the soft−start circuitry and the
output stages, providing instantaneous turn off through the PWM latch
with pulsed shutdown, as well as soft−start recycle with longer
shutdown commands. The under voltage lockout inhibits the outputs
and the changing of the soft−start capacitor when V
CC
is below
nominal. The output stages are totem−pole design capable of sinking
and sourcing in excess of 200 mA. The output stage of the SG3525A
features NOR logic resulting in a low output for an off−state.
Features
http://onsemi.com
MARKING
DIAGRAMS
16
PDIP−16
N SUFFIX
CASE 648
1
16
16
SOIC−16L
DW SUFFIX
CASE 751G
1
1
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
SG3525A
AWLYYWW
1
SG3525AN
AWLYYWW
16
•
•
•
•
•
•
•
•
•
•
8.0 V to 35 V Operation
5.1 V
"
1.0% Trimmed Reference
100 Hz to 400 kHz Oscillator Range
Separate Oscillator Sync Pin
Adjustable Deadtime Control
Input Undervoltage Lockout
Latching PWM to Prevent Multiple Pulses
Pulse−by−Pulse Shutdown
Dual Source/Sink Outputs:
"400
mA Peak
Pb−Free Packages are Available*
PIN CONNECTIONS
Inv. Input
Noninv. Input
Sync
OSC. Output
C
T
R
T
Discharge
Soft-Start
1
2
3
4
5
6
7
8
(Top View)
16 V
ref
15 V
CC
14 Output B
13 V
C
12 Ground
11 Output A
10 Shutdown
9
Compensation
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 837 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2005
January, 2005
−
Rev. 5
836
Publication Order Number:
SG3525A/D
SG3525A
V
ref
V
CC
Ground
OSC Output
Sync
RT
CT
Discharge
Compensation
INV. Input
Noninv. Input
C
Soft-Start
Shutdown
16
15
12
4
3
6
5
7
9
1
2
8
10
-
Error
Amp
+
Oscillator
Reference
Regulator
To Internal
Circuitry
VC
13
Under-
Voltage
Lockout
Output A
NOR
Q
Q
NOR
14
Output B
11
F/F
+
- PWM
-
50mA
S
R
Latch
S
SG3525A Output Stage
V
REF
5.0k
5.0k
Figure 1. Representative Block Diagram
ORDERING INFORMATION
Device
SG3525AN
SG3525ANG
SG3525ADW
SG3525ADWG
SG3525ADWR2
SG3525ADWR2G
Package
PDIP−16
PDIP−16
(Pb−Free)
SOIC−16L
SOIC−16L
(Pb−Free)
SOIC−16L
SOIC−16L
(Pb−Free)
Shipping
†
25 Units / Rail
25 Units / Rail
47 Units / Rail
47 Units / Rail
1000 Tape & Reel
1000 Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
837
SG3525A
MAXIMUM RATINGS
Rating
Supply Voltage
Collector Supply Voltage
Logic Inputs
Analog Inputs
Output Current, Source or Sink
Reference Output Current
Oscillator Charging Current
Power Dissipation
T
A
= +25°C (Note 10)
T
C
= +25°C (Note 11)
Thermal Resistance, Junction−to−Air
Thermal Resistance, Junction−to−Case
Operating Junction Temperature
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
P
D
I
O
I
ref
Symbol
V
CC
V
C
Value
+40
+40
−0.3
to +5.5
−0.3
to V
CC
±500
50
5.0
1000
2000
100
60
+150
−55
to +125
+300
°C/W
°C/W
°C
°C
°C
Unit
Vdc
Vdc
V
V
mA
mA
mA
mW
R
qJA
R
qJC
T
J
T
stg
T
Solder
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
10. Derate at 10 mW/°C for ambient temperatures above +50°C.
11. Derate at 16 mW/°C for case temperatures above +25°C.
RECOMMENDED OPERATING CONDITIONS
Characteristics
Supply Voltage
Collector Supply Voltage
Output Sink/Source Current
(Steady State)
(Peak)
Reference Load Current
Oscillator Frequency Range
Oscillator Timing Resistor
Oscillator Timing Capacitor
Deadtime Resistor Range
Operating Ambient Temperature Range
Symbol
V
CC
V
C
I
O
Min
8.0
4.5
0
0
0
0.1
2.0
0.001
0
0
Max
35
35
±100
±400
20
400
150
0.2
500
+70
mA
kHz
kW
mF
W
°C
Unit
Vdc
Vdc
mA
I
ref
f
osc
R
T
C
T
R
D
T
A
APPLICATION INFORMATION
Shutdown Options
(See Block Diagram, page 2)
Since both the compensation and soft−start terminals
(Pins 9 and 8) have current source pull−ups, either can
readily accept a pull−down signal which only has to sink a
maximum of 100
mA
to turn off the outputs. This is subject
to the added requirement of discharging whatever external
capacitance may be attached to these pins.
An alternate approach is the use of the shutdown circuitry
of Pin 10 which has been improved to enhance the available
shutdown options. Activating this circuit by applying a
positive signal on Pin 10 performs two functions: the PWM
latch is immediately set providing the fastest turn−off signal
to the outputs; and a 150
mA
current sink begins to discharge
the external soft−start capacitor. If the shutdown command
is short, the PWM signal is terminated without significant
discharge of the soft−start capacitor, thus, allowing, for
example, a convenient implementation of pulse−by−pulse
current limiting. Holding Pin 10 high for a longer duration,
however, will ultimately discharge this external capacitor,
recycling slow turn−on upon release.
Pin 10 should not be left floating as noise pickup could
conceivably interrupt normal operation.
http://onsemi.com
838
SG3525A
ELECTRICAL CHARACTERISTICS
(V
CC
= +20 Vdc, T
A
= T
low
to T
high
[Note 12], unless otherwise noted.)
Characteristics
REFERENCE SECTION
Reference Output Voltage (T
J
= +25°C)
Line Regulation (+8.0 V
≤
V
CC
≤
+35 V)
Load Regulation (0 mA
≤
I
L
≤
20 mA)
Temperature Stability
Total Output Variation Includes Line and Load Regulation over Temperature
Short Circuit Current (V
ref
= 0 V, T
J
= +25°C)
Output Noise Voltage (10 Hz
≤
f
≤
10 kHz, T
J
= +25°C)
Long Term Stability (T
J
= +125°C) (Note 13)
OSCILLATOR SECTION
(Note 14, unless otherwise noted.)
Initial Accuracy (T
J
= +25°C)
Frequency Stability with Voltage
(+8.0 V
≤
V
CC
≤
+35 V)
Frequency Stability with Temperature
Minimum Frequency (R
T
= 150 kW, C
T
= 0.2
mF)
Maximum Frequency (R
T
= 2.0 kW, C
T
= 1.0 nF)
Current Mirror (I
RT
= 2.0 mA)
Clock Amplitude
Clock Width (T
J
= +25°C)
Sync Threshold
Sync Input Current (Sync Voltage = +3.5 V)
ERROR AMPLIFIER SECTION
(V
CM
= +5.1 V)
Input Offset Voltage
Input Bias Current
Input Offset Current
DC Open Loop Gain (R
L
≥
10 MW)
Low Level Output Voltage
High Level Output Voltage
Common Mode Rejection Ratio (+1.5 V
≤
V
CM
≤
+5.2 V)
Power Supply Rejection Ratio (+8.0 V
≤
V
CC
≤
+35 V)
PWM COMPARATOR SECTION
Minimum Duty Cycle
Maximum Duty Cycle
Input Threshold, Zero Duty Cycle (Note 14)
Input Threshold, Maximum Duty Cycle (Note 14)
Input Bias Current
DC
min
DC
max
V
th
V
th
I
IB
−
45
0.6
−
−
−
49
0.9
3.3
0.05
0
−
−
3.6
1.0
%
%
V
V
mA
V
IO
I
IB
I
IO
A
VOL
V
OL
V
OH
CMRR
PSRR
−
−
−
60
−
3.8
60
50
2.0
1.0
−
75
0.2
5.6
75
60
10
10
1.0
−
0.5
−
−
−
mV
mA
mA
dB
V
V
dB
dB
D
fosc
DVCC
D
fosc
DT
f
min
f
max
−
−
−
−
400
1.7
3.0
0.3
1.2
−
±2.0
±1.0
±0.3
50
−
2.0
3.5
0.5
2.0
1.0
±6.0
±2.0
−
−
−
2.2
−
1.0
2.8
2.5
%
%
%
Hz
kHz
mA
V
ms
V
mA
V
ref
Reg
line
Reg
load
D
V
ref
/D T
D
V
ref
I
SC
V
n
S
5.00
−
−
−
4.95
−
−
−
5.10
10
20
20
−
80
40
20
5.20
20
50
−
5.25
100
200
50
Vdc
mV
mV
mV
Vdc
mA
mV
rms
mV/khr
Symbol
Min
Typ
Max
Unit
12. T
low
= 0°
T
high
= +70°C
13. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average
stability from lot to lot.
14. Tested at f
osc
= 40 kHz (R
T
= 3.6 kW, C
T
= 0.01
mF,
R
D
= 0
W).
http://onsemi.com
839
PCB设计
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
