INTEGRATED CIRCUITS
DATA SHEET
TSA5060A
1.3 GHz I
2
C-bus controlled low
phase noise frequency synthesizer
Product specification
Supersedes data of 2000 Sep 19
File under Integrated Circuits, IC02
2000 Oct 24
Philips Semiconductors
Product specification
1.3 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
FEATURES
•
Complete 1.3 GHz single chip system
•
Optimized for low phase noise
•
Selectable divide-by-two prescaler
•
Operation up to 1.3 GHz without divide-by-two prescaler
•
Selectable reference divider ratio
•
Compatible with UK-DTT (Digital Terrestrial Television)
offset requirements
•
Selectable crystal or comparison frequency output
•
Four selectable charge pump currents
•
Four selectable I
2
C-bus addresses
•
Standard and fast mode I
2
C-bus
•
I
2
C-bus compatible with 3.3 and 5 V microcontrollers
•
5-level Analog-to-Digital Converter (ADC)
•
Low power consumption
•
Three I/O ports and one output port.
APPLICATIONS
•
Digital terrestrial and cable tuning systems
•
Hybrid (digital and analog) terrestrial and cable tuning
systems
•
Digital set-top boxes.
GENERAL DESCRIPTION
The TSA5060A is a single chip PLL frequency synthesizer
designed for terrestrial and cable tuning systems up to
1.3 GHz.
The RF preamplifier drives the 17-bit main divider enabling
a step size equal to the comparison frequency, for an input
frequency up to 1.3 GHz covering the complete terrestrial
frequency range. A fixed divide-by-two additional
prescaler can be inserted between the preamplifier and
the main divider. In this case, the step size is twice the
comparison frequency.
TSA5060A
The comparison frequency is obtained from an on-chip
crystal oscillator that can also be driven from an external
source. Either the crystal frequency or the comparison
frequency can be switched to the XT/COMP output pin to
drive the reference input of another synthesizer or the
clock input of a digital demodulation IC.
Both divided and comparison frequencies are compared in
the fast phase detector which drives the charge pump.
The loop amplifier is also on-chip, however an external
NPN transistor to drive directly the 33 V tuning voltage.
Control data is entered via the I
2
C-bus; five serial bytes are
required to address the device, select the main divider
ratio, the reference divider ratio, program the four output
ports, set the charge pump current, select the prescaler by
two, select the signal to switch to the XT/COMP output pin
and select a specific test mode. Three of the four output
ports can also be used as input ports and a 5-level ADC is
provided. Digital information concerning the input ports
and the ADC can be read out of the TSA5060A on the SDA
line (one status byte) during a READ operation. A flag is
set when the loop is ‘in-lock’ and is read during a READ
operation, as well as the Power-on reset flag. The device
has four programmable addresses, programmed by
applying a specific voltage at pin AS, enabling the use of
multiple synthesizers in the same system.
2000 Oct 24
2
Philips Semiconductors
Product specification
1.3 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
QUICK REFERENCE DATA
V
CC
= 4.5 to 5.5 V; T
amb
=
−20
to +85
°C;
unless otherwise specified.
SYMBOL
V
CC
I
CC
f
i(RF)
V
i(RF)(rms)
PARAMETER
supply voltage
supply current
RF input frequency
RF input voltage (RMS value)
f
i(RF)
from 64 to 150 MHz; note 1
T
amb
= 25
°C
CONDITIONS
MIN.
4.5
30
64
12.6
−25
f
i(RF)
from 150 to 1300 MHz; note 1 7.1
−30
f
xtal
T
amb
T
stg
Note
1. Asymmetrical drive on pin RFA or RFB; see Fig.3.
ORDERING INFORMATION
TYPE
NUMBER
TSA5060AT
TSA5060ATS
PACKAGE
NAME
SO16
SSOP16
DESCRIPTION
plastic small outline package; 16 leads; body width 3.9 mm
plastic shrink small outline package; 16 leads; body width 4.4 mm
crystal frequency
ambient temperature
storage temperature
4
−20
−40
TSA5060A
TYP.
5.0
37
−
−
−
−
−
−
−
−
MAX.
5.5
45
1300
300
+2.5
300
+2.5
16
+85
+150
UNIT
V
mA
MHz
mV
dBm
mV
dBm
MHz
°C
°C
VERSION
SOT109-1
SOT369-1
2000 Oct 24
3
Philips Semiconductors
Product specification
1.3 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
BLOCK DIAGRAM
TSA5060A
handbook, full pagewidth
3
XTAL
2
XTAL
OSCILLATOR
REFERENCE
DIVIDER
XT/COMP
LOCK
DETECT
4-BIT LATCH
DIGITAL PHASE
COMPARATOR
RFA
RFB
13
14
PRE
AMP
DIVIDER
1/2
17-BIT
DIVIDER
CHARGE PUMP
1-BIT
LATCH
17-BIT LATCH
DIVIDE RATIO
1
2-BIT
LATCH
AMP
AS
SCL
SDA
4
6
5
I
2
C-BUS
TRANSCEIVER
12
15
ADC
11
3-BIT
ADC
POWER-ON
RESET
7
8
9
10
FCE717
CP
16
DRIVE
VCC
GND
3-BIT
INPUT
PORTS
4-BIT LATCH
AND
OUTPUT PORTS
MODE
CONTROL
LOGIC
TSA5060A
P3 P2 P1 P0
Fig.1 Block diagram.
2000 Oct 24
4
Philips Semiconductors
Product specification
1.3 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
PINNING
SYMBOL
CP
XTAL
XT/COMP
AS
SDA
SCL
P3
P2
P1
P0
ADC
V
CC
RFA
RFB
GND
DRIVE
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
DESCRIPTION
charge pump output
crystal oscillator input
f
xtal
or f
comp
signal output
I
2
C-bus address selection input
I
2
C-bus serial data input/output
I
2
C-bus
serial clock input
general purpose output Port 3
general purpose input/output Port 2
general purpose input/output Port 1
general purpose input/output Port 0
analog-to-digital converter input
supply voltage
RF signal input A
RF signal input B
ground
external NPN drive output
handbook, halfpage
TSA5060A
CP 1
XTAL 2
XT/COMP 3
AS 4
16 DRIVE
15 GND
14 RFB
13 RFA
TSA5060A
SDA 5
SCL 6
P3 7
P2 8
FCE718
12 VCC
11 ADC
10 P0
9
P1
Fig.2 Pin configuration.
FUNCTIONAL DESCRIPTION
The TSA5060A contains all the necessary elements
except a reference source, a loop filter and an external
NPN transistor to control a varicap tuned local oscillator
forming a phase locked loop frequency synthesized
source. The IC is designed in a high speed process with a
fast phase detector to allow a high comparison frequency
to reach a low phase noise level on the oscillator.
The block diagram is shown in Fig.1. The RF signal is
applied at pins RFA and RFB. The input preamplifier
provides a good sensitivity. The output of the preamplifier
is fed to the 17-bit programmable divider either through a
divide-by-two prescaler or directly. Because of the internal
high speed process, the RF divider is working at a
frequency up to 1.3 GHz, without the need for the
divide-by-two prescaler to be used.
The output of the 17-bit programmable divider f
DIV
is fed
into the phase comparator, where it is compared in both
phase and frequency with the comparison frequency f
comp
.
This frequency is derived from the signal present at
pin XTAL, f
xtal
, divided down in the reference divider. It is
possible either to connect a quartz crystal to pin XTAL and
then using the on-chip crystal oscillator, or to feed this pin
with a reference signal from an external source.
The reference divider can have a dividing ratio selected
from 16 different values between 2 and 320, including the
ratio 24 to cope with the offset requirement of the UK-DTT
system, see Table 8.
The output of the phase comparator drives the
charge pump and the loop amplifier section. This amplifier
requires the use of an external NPN transistor. Pin CP is
the output of the charge pump, and pin DRIVE is
connected to the base of the external transistor. This
transistor has its emitter grounded and the collector drives
the tuning voltage to the varicap diode of the Voltage
Controlled Oscillator (VCO). The loop filter has to be
connected between pin CP and the collector of the
external NPN transistor (see Fig.4).
It is also possible to drive another PLL synthesizer, or the
clock input of a digital demodulation IC, from
pin XT/COMP. It is possible to select by software either
f
xtal
, the crystal oscillator frequency or f
comp
, the frequency
present after the reference divider. It is also possible to
switch off this output, in case it is not used.
For test and alignment purposes, it is possible to release
the drive output to be able to apply an external voltage on
it, to select one of the three charge pump test modes, and
to monitor half the f
DIV
at Port P0. See Table 10 for all
possible modes.
Four open-collector output ports are provided on the IC for
general purpose; three of these can also be used as input
ports. A 3-bit ADC is also available.
2000 Oct 24
5
TI技术论坛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
