电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

70V7339S133BCG8

产品描述Dual-Port SRAM, 512KX18, 4.2ns, CMOS, PBGA256, 17 X 17 MM, 1.4 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256
产品类别存储    存储   
文件大小739KB,共22页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 选型对比 全文预览

70V7339S133BCG8概述

Dual-Port SRAM, 512KX18, 4.2ns, CMOS, PBGA256, 17 X 17 MM, 1.4 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256

70V7339S133BCG8规格参数

参数名称属性值
厂商名称IDT (Integrated Device Technology)
包装说明LBGA,
Reach Compliance Codecompliant
Is SamacsysN
最长访问时间4.2 ns
其他特性PIPELINED ARCHITECTURE OR FLOW-THROUGH
JESD-30 代码S-PBGA-B256
长度17 mm
内存密度9437184 bit
内存集成电路类型DUAL-PORT SRAM
内存宽度18
功能数量1
端子数量256
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织512KX18
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装形状SQUARE
封装形式GRID ARRAY, LOW PROFILE
并行/串行SERIAL
座面最大高度1.4 mm
最大供电电压 (Vsup)3.45 V
最小供电电压 (Vsup)3.15 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子形式BALL
端子节距1 mm
端子位置BOTTOM
宽度17 mm
Base Number Matches1

文档预览

下载PDF文档
HIGH-SPEED 3.3V 512K x 18
SYNCHRONOUS
BANK-SWITCHABLE
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
Features:
IDT70V7339S
512K x 18 Synchronous Bank-Switchable Dual-ported SRAM
Architecture
64 independent 8K x 18 banks
– 9 megabits of memory on chip
Bank access controlled via bank address pins
High-speed data access
– Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz) (max.)
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus match-
ing compatibility
LVTTL- compatible, 3.3V (±150mV) power supply
for core
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on each
port
Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
Available in 208-pin fine pitch Ball Grid Array (fpBGA) and
256-pin Ball Grid Array (BGA)
Supports JTAG features compliant with IEEE 1149.1
Green parts available, see ordering information
Functional Block Diagram
PL/FT
L
OPT
L
CLK
L
ADS
L
CNTEN
L
REPEAT
L
R/W
L
CE
0L
CE
1L
UB
L
LB
L
OE
L
PL/FT
R
OPT
R
CLK
R
ADS
R
CNTEN
R
REPEAT
R
R/W
R
CE
0R
CE
1R
UB
R
LB
R
OE
R
CONTROL
LOGIC
MUX
8Kx18
MEMORY
ARRAY
(BANK 0)
MUX
CONTROL
LOGIC
I/O
0L-17L
I/O
CONTROL
MUX
8Kx18
MEMORY
ARRAY
(BANK 1)
MUX
I/O
CONTROL
I/O
0R-17R
A
12L
A
0L
BA
5L
BA
4L
BA
3L
BA
2L
BA
1L
BA
0L
ADDRESS
DECODE
ADDRESS
DECODE
A
12R
A
0R
BA
5R
BA
4R
BA
3R
BA
2R
BA
1R
BA
0R
BANK
DECODE
MUX
8Kx18
MEMORY
ARRAY
(BANK 63)
BANK
DECODE
NOTE:
1. The Bank-Switchable dual-port uses a true SRAM core
instead of the traditional dual-port SRAM core. As a result, it
has unique operating characteristics. Please refer to the
functional description on page 18 for details.
MUX
,
TDI
TDO
JTAG
TMS
TCK
TRST
5628 drw 01
AUGUST 2015
1
©2015 Integrated Device Technology, Inc.
DSC 5628/10

70V7339S133BCG8相似产品对比

70V7339S133BCG8 70V7339S200BCG8 70V7339S133BCGI8 70V7339S133BFG8 70V7339S133BFGI8 70V7339S166BCG8 70V7339S166BCGI8
描述 Dual-Port SRAM, 512KX18, 4.2ns, CMOS, PBGA256, 17 X 17 MM, 1.4 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256 Dual-Port SRAM, 512KX18, 3.4ns, CMOS, PBGA256, 17 X 17 MM, 1.4 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256 Dual-Port SRAM, 512KX18, 4.2ns, CMOS, PBGA256, 17 X 17 MM, 1.4 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256 Dual-Port SRAM, 512KX18, 4.2ns, CMOS, PBGA208, 15 X 15 MM, 1.40MM HEIGHT, 0.80 MM PITCH, GREEN, FPBGA-208 Dual-Port SRAM, 512KX18, 4.2ns, CMOS, PBGA208, 15 X 15 MM, 1.40MM HEIGHT, 0.80 MM PITCH, GREEN, FPBGA-208 Dual-Port SRAM, 512KX18, 3.6ns, CMOS, PBGA256, 17 X 17 MM, 1.4 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256 Dual-Port SRAM, 512KX18, 3.6ns, CMOS, PBGA256, 17 X 17 MM, 1.4 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256
厂商名称 IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
包装说明 LBGA, LBGA, LBGA, LFBGA, LFBGA, LBGA, LBGA,
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant
最长访问时间 4.2 ns 3.4 ns 4.2 ns 4.2 ns 4.2 ns 3.6 ns 3.6 ns
其他特性 PIPELINED ARCHITECTURE OR FLOW-THROUGH PIPELINED ARCHITECTURE OR FLOW-THROUGH PIPELINED ARCHITECTURE OR FLOW-THROUGH PIPELINED ARCHITECTURE OR FLOW-THROUGH PIPELINED ARCHITECTURE OR FLOW-THROUGH PIPELINED ARCHITECTURE OR FLOW-THROUGH PIPELINED ARCHITECTURE OR FLOW-THROUGH
JESD-30 代码 S-PBGA-B256 S-PBGA-B256 S-PBGA-B256 S-PBGA-B208 S-PBGA-B208 S-PBGA-B256 S-PBGA-B256
长度 17 mm 17 mm 17 mm 15 mm 15 mm 17 mm 17 mm
内存密度 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit 9437184 bit
内存集成电路类型 DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM MULTI-PORT SRAM MULTI-PORT SRAM MULTI-PORT SRAM MULTI-PORT SRAM
内存宽度 18 18 18 18 18 18 18
功能数量 1 1 1 1 1 1 1
端子数量 256 256 256 208 208 256 256
字数 524288 words 524288 words 524288 words 524288 words 524288 words 524288 words 524288 words
字数代码 512000 512000 512000 512000 512000 512000 512000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 85 °C 70 °C 85 °C 70 °C 85 °C
组织 512KX18 512KX18 512KX18 512KX18 512KX18 512KX18 512KX18
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LBGA LBGA LBGA LFBGA LFBGA LBGA LBGA
封装形状 SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
封装形式 GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE
并行/串行 SERIAL SERIAL SERIAL SERIAL SERIAL SERIAL SERIAL
座面最大高度 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm
最大供电电压 (Vsup) 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V
最小供电电压 (Vsup) 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL
端子形式 BALL BALL BALL BALL BALL BALL BALL
端子节距 1 mm 1 mm 1 mm 0.8 mm 0.8 mm 1 mm 1 mm
端子位置 BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
宽度 17 mm 17 mm 17 mm 15 mm 15 mm 17 mm 17 mm
呈现三维图像
想请教大家一下,一个电机带动一个镜子高速旋转,有一点阵,用单片机控制每个灯的亮灭时间,使之在镜子中呈现一个三维立体图,我第一次做东西,希望大家给点建议,谢谢...
键佳蕾 单片机
c51中断函数的介绍 需要的请摘录
C51编译器允许用c51创建中断服务程序,大家仅仅需要关心中断号和寄存器组的选择就可以了。编译器自动产生中断向量和程序的入栈及出栈代码。在函数声明时包括interrupt,将把所声明的函数定义为 ......
cvc2 51单片机
为什么51单片机的串口通讯波特率计算时 分母 中有个2,一直考虑不明白为什么要除以2
为什么51单片机的串口通讯波特率计算时 分母 中有个2,一直考虑不明白为什么要除以2 ,如下图所示,除以16是因为要采样16次,除以个2,到底是什么原因呢,是一个周期要 定时器要产生2个溢出 才 ......
一沙一世 stm32/stm8
[请教]IAR使用的问题
我在使用ez430-RF2500的时候,安装了光盘中自带的IAR环境后,在IAR中打开自带的 eZ430-RF2500 Wireless Sensor Monitor IAR Source v1.02中的工程文件的时候, 依次报错 Memory definition form ......
hjy109 微控制器 MCU
单芯片的一致多处理(图)
随着SoC设计元件的出现,如MIPS32 1004K一致处理系统(CPS),单操作系统条件下的片上对称多处理(SMP)已经成为了一种真正的设计选择,而系统架构师也需要了解其优点和局限性。 任务越多,越 ......
黑衣人 单片机
针对Altera Stratix IV EP4SGX70 和 EP4SGX110 器件的电源参考设计
61624 The Altera® Stratix™ IV FPGA EP4SGX70及EP4SGX110参考设计展示了TI配电系统插入式电源模块。...
莫妮卡 模拟与混合信号

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1584  2258  2857  2417  1815  17  12  21  27  42 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved