电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61LPS51218B-200TQLI

产品描述Cache SRAM, 512KX18, 3.1ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100
产品类别存储    存储   
文件大小966KB,共34页
制造商Integrated Silicon Solution ( ISSI )
标准
下载文档 详细参数 选型对比 全文预览

IS61LPS51218B-200TQLI在线购买

供应商 器件名称 价格 最低购买 库存  
IS61LPS51218B-200TQLI - - 点击查看 点击购买

IS61LPS51218B-200TQLI概述

Cache SRAM, 512KX18, 3.1ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100

IS61LPS51218B-200TQLI规格参数

参数名称属性值
是否Rohs认证符合
包装说明LQFP,
Reach Compliance Codecompliant
Is SamacsysN
最长访问时间3.1 ns
JESD-30 代码R-PQFP-G100
长度20 mm
内存密度9437184 bit
内存集成电路类型CACHE SRAM
内存宽度18
功能数量1
端子数量100
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织512KX18
封装主体材料PLASTIC/EPOXY
封装代码LQFP
封装形状RECTANGULAR
封装形式FLATPACK, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)NOT SPECIFIED
座面最大高度1.6 mm
最大供电电压 (Vsup)3.465 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式GULL WING
端子节距0.65 mm
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度14 mm
Base Number Matches1

文档预览

下载PDF文档
IS61LPS51218B, IS61LPS25636B, IS61LPS25632B, IS64LPS25636B,
IS61VPS/VVPS51218B, IS61VPS/VVPS25636B
256K x 36, 256K x 32, 512K x 18
9 Mb SYNCHRONOUS PIPELINED,
SINgLE CYCLE DESELECT STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Burst sequence control using MODE input
• Three chip enable option for simple depth ex-
pansion and address pipelining
• Common data inputs and data outputs
• Auto Power-down during deselect
• Single cycle deselect
• Snooze MODE for reduced-power standby
• JTAG Boundary Scan for BGA package
• Power Supply
LPS: V
dd
3.3V (+ 5%),
V
ddq
3.3V/2.5V (+ 5%)
VPS: V
dd
2.5V (+ 5%),
V
ddq
2.5V (+ 5%)
VVPS: V
dd
1.8V (+ 5%),
V
ddq
1.8V (+ 5%)
• JEDEC 100-Pin QFP, 119-ball BGA, and 165-
ball BGA packages
• Lead-free available
MAY 2017
DESCRIPTION
The 9Mb product family features high-speed, low-power
synchronous static RAMs designed to provide burstable,
high-performance memory for communication and net-
working applications. The IS61LPS/VPS25636B and
IS64LPS25636B are organized as 262,144 words by
36 bits. The IS61LPS25632B is organized as 262,144
words by 32 bits. The IS61LPS/VPS51218B is organized
as 524,288 words by 18 bits. Fabricated with
ISSI
's ad-
vanced CMOS technology, the device integrates a 2-bit
burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
The byte write operation is performed by using the byte
write enable (BWE) input combined with one or more
individual byte write signals (BWx). In addition, Global
Write (GW) is available for writing all bytes at one time,
regardless of the byte write controls.
Bursts can be initiated with either ADSP (Address Status
Processor) or ADSC (Address Status Cache Controller)
input pins. Subsequent burst addresses can be gener-
ated internally and controlled by the ADV (burst address
advance) input pin.
The mode pin is used to select the burst sequence or-
der, Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH
or left floating.
250
2.6
4
250
200
3.1
5
200
166
3.8
6
166
Units
ns
ns
MHz
FAST ACCESS TIME
Symbol
t
kq
t
kc
Parameter
Clock Access Time
Cycle Time
Frequency
Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. B3
05/26/2017
1

IS61LPS51218B-200TQLI相似产品对比

IS61LPS51218B-200TQLI IS61LPS25636B-200TQLI
描述 Cache SRAM, 512KX18, 3.1ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100 Cache SRAM, 256KX36, 3.1ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100
是否Rohs认证 符合 符合
包装说明 LQFP, LQFP,
Reach Compliance Code compliant compli
最长访问时间 3.1 ns 3.1 ns
JESD-30 代码 R-PQFP-G100 R-PQFP-G100
长度 20 mm 20 mm
内存密度 9437184 bit 9437184 bi
内存集成电路类型 CACHE SRAM CACHE SRAM
内存宽度 18 36
功能数量 1 1
端子数量 100 100
字数 524288 words 262144 words
字数代码 512000 256000
工作模式 SYNCHRONOUS SYNCHRONOUS
最高工作温度 85 °C 85 °C
最低工作温度 -40 °C -40 °C
组织 512KX18 256KX36
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LQFP LQFP
封装形状 RECTANGULAR RECTANGULAR
封装形式 FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE
并行/串行 PARALLEL PARALLEL
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED
座面最大高度 1.6 mm 1.6 mm
最大供电电压 (Vsup) 3.465 V 3.465 V
最小供电电压 (Vsup) 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V
表面贴装 YES YES
技术 CMOS CMOS
温度等级 INDUSTRIAL INDUSTRIAL
端子形式 GULL WING GULL WING
端子节距 0.65 mm 0.65 mm
端子位置 QUAD QUAD
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED
宽度 14 mm 14 mm
招聘微波/电磁场方向博士研究人员
中国科学院深圳先进技术研究院是中国科学院、深圳市政府和香港中文大学 共建的国立科研机构,定位为工业研究院,从事先进制造业和信息产业的研究、 开发以及产业化 参见www.siat.ac.cn 现招 ......
zxshu 求职招聘
DONT_TOUCH约束
501548 对设计中的信号施加DONT_TOUCH约束,可以避免这些信号在综合编译过程中被优化掉。例如,有些信号节点在综合或布局布线编译过程中可能会被优化掉,但是我们希望在后期调试过程中能够 ......
ove学习使我快乐 FPGA/CPLD
月子灯—坐月子女人需要什么样的灯光
坐月子有多辛苦,有孩子后才能体会到, 关爱月子期间的父母 灯光就是一项极为重要的辅助,也容易忽略的一项。 晚上睡觉 是开着灯 还是关着? 1、一直开着灯,优点 ......
岁月留痕 创意市集
数字电路一些问答
数字电路一些问答 1、什么是同步逻辑和异步逻辑,同步电路和异步电路的区别是什么? 同步逻辑是时钟之间有固定的因果关系。异步逻辑是各时钟之间没有固定的因果关系。 电路设计可分类为同步电路 ......
呱呱 单片机
海峡两岸词汇差异PK
【知识贴:海峡两岸词汇差异PK】最新版《两岸生活常用词汇对照手册》昨日发布。你“造”吗?①大陆称鼠标,台湾称滑鼠 ②大陆称花生,台湾称土豆 ③大陆称贴心,台湾称窝心 ④大陆称创可贴,台 ......
xuyiyi 聊聊、笑笑、闹闹
数采前沿篇
数采前沿篇...
安_然 测试/测量

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2775  2638  1477  2645  396  25  52  57  16  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved