P-Channel Enhancement Mode Field Effect Transistor
FEATURES
-20V, -3.8A, R
DS(ON)
= 55mΩ @V
GS
= -4.5V.
R
DS(ON)
= 75mΩ @V
GS
= -2.5V.
High dense cell design for extremely low R
DS(ON)
.
Rugged and reliable.
Lead-free plating ; RoHS compliant.
SOT-23 package.
CES2321A
PRELIMINARY
D
D
G
SOT-23
G
S
S
ABSOLUTE MAXIMUM RATINGS
Parameter
Drain-Source Voltage
Gate-Source Voltage
Drain Current-Continuous
Drain Current-Pulsed
a
T
A
= 25 C unless otherwise noted
Symbol
V
DS
V
GS
I
D
I
DM
P
D
T
J
,T
stg
Limit
-20
Units
V
V
A
A
W
C
±
12
-3.8
-15.2
1.25
-55 to 150
Maximum Power Dissipation
Operating and Store Temperature Range
Thermal Characteristics
Parameter
Thermal Resistance, Junction-to-Ambient
b
Symbol
R
θJA
Limit
100
Units
C/W
This is preliminary information on a new product in development now .
Details are subject to change without notice .
1
Rev 3. 2014.Feb
http://www.cetsemi.com
CES2321A
Electrical Characteristics
Parameter
Off Characteristics
Drain-Source Breakdown Voltage
Zero Gate Voltage Drain Current
Gate Body Leakage Current, Forward
Gate Body Leakage Current, Reverse
On Characteristics
Static Drain-Source
On-Resistance
Dynamic Characteristics
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Switching Characteristics
d
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Drain-Source Diode Forward Current
b
Drain-Source Diode Forward Voltage
c
t
d(on)
t
r
t
d(off)
t
f
Q
g
Q
gs
Q
gd
I
S
V
SD
V
GS
= 0V, I
S
= -0.42A
V
DS
= -10V, I
D
= -3.8A,
V
GS
= -4.5V
V
DD
= -10V, I
D
=-3.8A,
V
GS
= -4.5V, R
GEN
= 3Ω
21
19
37
12
7
1
2
-1
-1.2
ns
ns
ns
ns
nC
nC
nC
A
V
d
c
T
A
= 25 C unless otherwise noted
Symbol
BV
DSS
I
DSS
I
GSSF
I
GSSR
V
GS(th)
R
DS(on)
C
iss
C
oss
C
rss
Test Condition
V
GS
= 0V, I
D
= -250µA
V
DS
= -20V, V
GS
= 0V
V
GS
= 12V, V
DS
= 0V
V
GS
= -12V, V
DS
= 0V
V
GS
= V
DS
, I
D
= -250µA
V
GS
= -4.5V, I
D
= -2.4A
V
GS
= -2.5V, I
D
= -2.0A
-0.4
44
55
755
140
105
Min
-20
-1
100
-100
-1.0
55
75
Typ
Max
Units
V
µA
nA
nA
V
mΩ
mΩ
pF
pF
pF
Gate Threshold Voltage
V
DS
= -10V, V
GS
= 0V,
f = 1.0 MHz
Drain-Source Diode Characteristics and Maximun Ratings
Notes :
a.Repetitive Rating : Pulse width limited by maximum junction temperature.
b.Surface Mounted on FR4 Board, t < 5 sec.
c.Pulse Test : Pulse Width < 300µs, Duty Cycle < 2%.
d.Guaranteed by design, not subject to production testing.
2
CES2321A
2.5
10
-V
GS
=4.5,3.0,2.5V
25 C
-I
D
, Drain Current (A)
1.5
1.0
0.5
0
0.0
-I
D
, Drain Current (A)
2.0
8
6
4
2
0
-V
GS
=1V
T
J
=125 C
0.0
0.5
1.0
-55 C
1.5
2.0
2.5
3.0
0.5
1.0
1.5
2.0
2.5
-V
DS
, Drain-to-Source Voltage (V)
Figure 1. Output Characteristics
1200
1000
800
600
400
200
0
Crss
0
2
4
6
8
10
Coss
Ciss
-V
GS
, Gate-to-Source Voltage (V)
Figure 2. Transfer Characteristics
2.2
1.9
1.6
1.3
1.0
0.7
0.4
-100
I
D
=-2.4A
V
GS
=-4.5V
R
DS(ON),
Normalized
R
DS(ON)
, On-Resistance(Ohms)
C, Capacitance (pF)
-50
0
50
100
150
200
-V
DS
, Drain-to-Source Voltage (V)
Figure 3. Capacitance
1.3
1.2
1.1
1.0
0.9
0.8
0.7
0.6
-50
V
DS
=V
GS
T
J
, Junction Temperature( C)
Figure 4. On-Resistance Variation
with Temperature
-I
S
, Source-drain current (A)
V
GS
=0V
10
1
V
TH
, Normalized
Gate-Source Threshold Voltage
I
D
=-250µA
10
0
-25
0
25
50
75
100
125
150
10
-1
0.2
0.4
0.6
0.8
1.0
1.2
T
J
, Junction Temperature( C)
Figure 5. Gate Threshold Variation
with Temperature
-V
SD
, Body Diode Forward Voltage (V)
Figure 6. Body Diode Forward Voltage
Variation with Source Current
3
CES2321A
-V
GS
, Gate to Source Voltage (V)
5 V =-10V
DS
I
D
=-3.8A
10
2
R
DS(ON)
Limit
1
-I
D
, Drain Current (A)
4
3
2
1
0
10
10
0
1ms
10ms
100ms
1s
DC
10
-1
0
2
4
6
8
10
-2
T
A
=25 C
T
J
=150 C
Single Pulse
-1
10
10
0
10
1
10
2
Qg, Total Gate Charge (nC)
Figure 7. Gate Charge
V
DD
t
on
V
IN
V
GS
R
GEN
G
R
L
D
V
OUT
t
d(on)
V
OUT
-V
DS
, Drain-Source Voltage (V)
Figure 8. Maximum Safe
Operating Area
t
off
t
r
90%
t
d(off)
90%
10%
t
f
10%
INVERTED
90%
S
V
IN
50%
10%
50%
PULSE WIDTH
Figure 9. Switching Test Circuit
Figure 10. Switching Waveforms
10
0
r(t),Normalized Effective
Transient Thermal Impedance
D=0.5
0.2
0.1
0.05
0.02
0.01
P
DM
t
1
t
2
10
-1
10
-2
Single Pulse
10
-3
1. R
θJA
(t)=r (t) * R
θJA
2. R
θJA
=See Datasheet
3. T
JM-
T
A
= P* R
θJA
(t)
4. Duty Cycle, D=t1/t2
10
-4
10
-3
10
-2
10
-1
10
0
10
1
10
2
Square Wave Pulse Duration (sec)
Figure 11. Normalized Thermal Transient Impedance Curve
4
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
