电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HV5622PG-G

产品描述输出类型:开路漏极 逻辑电路的归属系列:- 逻辑类型:移位寄存器 元件数:1 每元件位数:32 开路漏极,移位寄存器
产品类别模拟混合信号IC    驱动程序和接口   
文件大小886KB,共18页
制造商Microchip(微芯科技)
官网地址https://www.microchip.com
标准
下载文档 详细参数 全文预览

HV5622PG-G在线购买

供应商 器件名称 价格 最低购买 库存  
HV5622PG-G - - 点击查看 点击购买

HV5622PG-G概述

输出类型:开路漏极 逻辑电路的归属系列:- 逻辑类型:移位寄存器 元件数:1 每元件位数:32 开路漏极,移位寄存器

HV5622PG-G规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Microchip(微芯科技)
包装说明10 X 10 MM, 2.45 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MO-112AA-2, QFP-44
Reach Compliance Codecompliant
ECCN代码EAR99
Factory Lead Time5 weeks
Samacsys DescriptionSerial to Parallel Logic Converters 220V 32Ch Open D Out
数据输入模式SERIAL
显示模式DOT MATRIX
接口集成电路类型EL DISPLAY DRIVER
JESD-30 代码S-PQFP-G44
JESD-609代码e3
长度10 mm
复用显示功能NO
功能数量1
区段数32
端子数量44
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码QFP
封装形状SQUARE
封装形式FLATPACK
峰值回流温度(摄氏度)260
认证状态Not Qualified
座面最大高度2.45 mm
最大供电电压13.2 V
最小供电电压10.8 V
标称供电电压12 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层MATTE TIN
端子形式GULL WING
端子节距0.8 mm
端子位置QUAD
处于峰值回流温度下的最长时间40
宽度10 mm
最小 fmax8 MHz

文档预览

下载PDF文档
HV5622
32-Channel Serial-to-Parallel Converter With Open Drain Outputs
Features
100 mA Minimum Sink Current
8 MHz Shift Register Speed
Polarity and Blanking Inputs
CMOS-compatible Inputs
Forward and Reverse Shifting Options
Diode to V
PP
allows Efficient Power Recovery
General Description
The HV5622 is a low-voltage serial-to-high-voltage
parallel converter with open drain outputs. This device
has
been
designed
as
a
driver
for
AC-electroluminescent displays. It can also be used in
any application requiring multiple-output high-voltage
current-sinking capabilities such as driving inkjet and
electrostatic print heads, plasma panels, vacuum
fluorescent and large matrix LCD displays.
The device consists of a 32-bit Shift register, 32 latches
and control logic to perform the polarity select and
blanking of the outputs. Data is shifted through the Shift
register on the high-to-low transition of the clock. The
HV5622 shifts in a clockwise direction when viewed
from the top of the package. A data output buffer is
provided for cascading devices. This output reflects the
current status of the last bit of the Shift register. The
operation of the Shift register is not affected by the latch
enable (LE), blanking (BL) and polarity (POL) inputs.
Transfer of data from the Shift register to the latch
occurs when the LE input is high. The data in the latch
is stored when LE is low.
Applications
• Inkjet and Electrostatic Print Heads
• AC-electroluminescent Displays
• Microelectromechanical Systems Applications
Package Types
44-lead PQFP
(Top view)
6
44-lead PLCC
(Top view)
1 44
40
44
1
See
Table 2-1
and
Table 2-2
for pin information.
2017 Microchip Technology Inc.
DS20005854A-page 1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 553  1254  311  1483  423  26  58  40  1  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved