74LVC2G240
Dual inverting buffer/line driver; 3-state
Rev. 10 — 1 November 2018
Product data sheet
1. General description
The 74LVC2G240 is a dual inverting buffer/line driver with 3-state outputs. The 3-state outputs are
controlled by the output enable inputs 1OE and 2OE. A HIGH level at pins nOE causes the outputs
to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly
tolerant of slower input rise and fall times.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the
74LVC2G240 as a translator in a mixed 3.3 V and 5 V environment.
It is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the
output, preventing a damaging backflow current through the device when it is powered down.
2. Features and benefits
•
•
•
•
•
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant input/output for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
•
JESD8-7 (1.65 V to 1.95 V)
•
JESD8-5 (2.3 V to 2.7 V)
•
JESD8-B/JESD36 (2.7 V to 3.6 V)
ESD protection:
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V
±24 mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
•
•
•
•
•
•
•
•
•
Nexperia
74LVC2G240
Dual inverting buffer/line driver; 3-state
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC2G240DP
74LVC2G240DC
74LVC2G240GT
74LVC2G240GF
74LVC2G240GM
74LVC2G240GN
74LVC2G240GS
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
Name
TSSOP8
VSSOP8
XSON8
XSON8
XQFN8
XSON8
XSON8
Description
plastic thin shrink small outline package;
8 leads; body width 3 mm; lead length 0.5 mm
plastic very thin shrink small outline package;
8 leads; body width 2.3 mm
plastic extremely thin small outline package;
no leads; 8 terminals; body 1 × 1.95 × 0.5 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35 × 1 × 0.5 mm
plastic, extremely thin quad flat package;
no leads; 8 terminals; body 1.6 × 1.6 × 0.5 mm
extremely thin small outline package; no leads;
8 terminals; body 1.2 × 1.0 × 0.35 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35 × 1.0 × 0.35 mm
Version
SOT505-2
SOT765-1
SOT833-1
SOT1089
SOT902-2
SOT1116
SOT1203
4. Marking
Table 2. Marking codes
Type number
74LVC2G240DP
74LVC2G240DC
74LVC2G240GT
74LVC2G240GF
74LVC2G240GM
74LVC2G240GN
74LVC2G240GS
[1]
Marking code
[1]
V240
V40
V40
V2
V40
V2
V2
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
EN
1OE
1A
2OE
2A
2Y
1Y
EN
001aah782
001aah783
Fig. 1.
Logic symbol
Fig. 2.
IEC logic symbol
74LVC2G240
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 10 — 1 November 2018
2 / 18
Nexperia
74LVC2G240
Dual inverting buffer/line driver; 3-state
6. Pinning information
6.1. Pinning
74LVC2G240
1OE
1A
2Y
GND
1
2
3
4
001aaf075
8
7
6
5
V
CC
2OE
1Y
2A
Fig. 3.
Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8)
74LVC2G240
terminal 1
index area
V
CC
1
8
74LVC2G240
1OE
1
8
V
CC
2OE
7
1OE
1A
2
7
2OE
1Y
2
6
1A
2Y
3
6
1Y
2A
3
5
2Y
GND
4
5
2A
001aaf076
GND
4
001aaf077
Transparent top view
Fig. 4.
Pin configuration SOT833-1, SOT1089,
SOT1116 and SOT1203 (XSON8)
Transparent top view
Fig. 5.
Pin configuration SOT902-2 (XQFN8)
6.2. Pin description
Table 3. Pin description
Symbol
Pin
SOT505-2, SOT765-1, SOT833-1,
SOT1089, SOT1116 and SOT1203
1OE
1A
2Y
GND
2A
1Y
2OE
V
CC
1
2
3
4
5
6
7
8
SOT902-2
7
6
5
4
3
2
1
8
output enable input 1OE (active LOW)
data input
data output
ground (0 V)
data input
data output
output enable input 2OE (active LOW)
supply voltage
Description
74LVC2G240
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 10 — 1 November 2018
3 / 18
Nexperia
74LVC2G240
Dual inverting buffer/line driver; 3-state
7. Functional description
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
Input
nOE
L
L
H
nA
L
H
X
Output
nY
H
L
Z
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
I
IK
V
I
I
OK
V
O
supply voltage
input clamping current
input voltage
output clamping current
output voltage
V
O
> V
CC
or V
O
< 0 V
Enable mode
Disable mode
Power-down mode; V
CC
= 0 V
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
Conditions
V
I
< 0 V
[1]
[1]
[1]
[1]
Min
-0.5
-50
-0.5
-
-0.5
-0.5
-0.5
-
-
-100
-65
Max
+6.5
-
+6.5
±50
V
CC
+ 0.5
+6.5
+6.5
±50
100
-
+150
300
Unit
V
mA
V
mA
V
V
V
mA
mA
mA
°C
mW
output current
supply current
ground current
storage temperature
total power dissipation
V
O
= 0 V to V
CC
T
amb
= -40 °C to +125 °C
[2]
-
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For TSSOP8 packages: above 55 °C the value of P
tot
derates linearly at 2.5 mW/K.
For VSSOP8 packages: above 110 °C the value of P
tot
derates linearly at 8.0 mW/K.
For XSON8 and XQFN8 packages: above 118 °C the value of P
tot
derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 6. Operating conditions
Symbol Parameter
V
CC
V
I
V
O
supply voltage
input voltage
output voltage
V
CC
= 1.65 V to 5.5 V; Enable mode
V
CC
= 1.65 V to 5.5 V; Disable mode
V
CC
= 0 V; Power-down mode
T
amb
Δt/ΔV
ambient temperature
input transition rise and fall rate
V
CC
= 1.65 V to 2.7 V
V
CC
= 2.7 V to 5.5 V
Conditions
Min
1.65
0
0
0
0
-40
-
-
Max
5.5
5.5
V
CC
5.5
5.5
+125
20
10
Unit
V
V
V
V
V
°C
ns/V
ns/V
74LVC2G240
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 10 — 1 November 2018
4 / 18
Nexperia
74LVC2G240
Dual inverting buffer/line driver; 3-state
10. Static characteristics
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
T
amb
= -40 °C to +85 °C
Min
V
IH
HIGH-level input
voltage
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
IL
LOW-level input
voltage
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
OL
LOW-level output
voltage
V
I
= V
IH
or V
IL
I
O
= 100 μA;
V
CC
= 1.65 V to 5.5 V
I
O
= 4 mA; V
CC
= 1.65 V
I
O
= 8 mA; V
CC
= 2.3 V
I
O
= 12 mA; V
CC
= 2.7 V
I
O
= 24 mA; V
CC
= 3.0 V
I
O
= 32 mA; V
CC
= 4.5 V
V
OH
HIGH-level output
voltage
V
I
= V
IH
or V
IL
I
O
= -100 μA;
V
CC
= 1.65 V to 5.5 V
I
O
= -4 mA; V
CC
= 1.65 V
I
O
= -8 mA; V
CC
= 2.3 V
I
O
= -12 mA; V
CC
= 2.7 V
I
O
= -24 mA; V
CC
= 3.0 V
I
O
= -32 mA; V
CC
= 4.5 V
I
I
I
OZ
I
OFF
I
CC
ΔI
CC
C
I
[1]
T
amb
=
-40 °C to +125 °C
Min
0.65V
CC
1.7
2.0
0.7V
CC
-
-
-
-
-
-
-
-
-
-
-
V
CC
- 0.1
0.95
1.7
1.9
2.0
3.4
-
-
-
-
-
-
Max
-
-
-
-
0.7
0.8
0.3V
CC
0.1
0.70
0.45
0.60
0.80
0.80
-
-
-
-
-
-
-
±1
±2
±2
4
500
-
Unit
Typ
[1]
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
±0.1
±0.1
±0.1
0.1
5
2
Max
-
-
-
-
0.35V
CC
0.7
0.8
0.3V
CC
0.1
0.45
0.3
0.4
0.55
0.55
-
-
-
-
-
-
±1
±2
±2
4
500
-
0.65V
CC
1.7
2.0
0.7V
CC
-
-
-
-
-
-
-
-
-
-
V
CC
- 0.1
1.2
1.9
2.2
2.3
3.8
-
-
-
-
-
-
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
μA
μA
μA
pF
0.35V
CC
V
input leakage
current
OFF-state output
current
power-off leakage
current
supply current
additional supply
current
input capacitance
V
I
= 5.5 V or GND;
V
CC
= 0 V to 5.5 V
V
I
= V
IH
or V
IL
; V
O
= 5.5 V or GND;
V
CC
= 3.6 V
V
I
or V
O
= 5.5 V; V
CC
= 0 V
V
I
= 5.5 V or GND; I
O
= 0 A;
V
CC
= 1.65 V to 5.5 V
per pin; V
I
= V
CC
- 0.6 V; I
O
= 0 A;
V
CC
= 2.3 V to 5.5 V
Typical values are measured at V
CC
= 3.3 V and T
amb
= 25 °C.
74LVC2G240
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 10 — 1 November 2018
5 / 18
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
