LTM4651
EN55022B Compliant 58V, 24W
Inverting-Output DC/DC
μModule
Regulator
FEATURES
n
n
n
n
DESCRIPTION
The
LTM
®
4651
is an ultralow noise, 58V, 24W DC/DC
μModule
®
inverting topology regulator. It regulates a nega-
tive output voltage (V
OUT–
) from a positive input supply
voltage (V
IN
), and is designed to meet the radiated emissions
requirements of EN55022. Conducted emission require-
ments can be met by adding standard filter components.
Included in the package are the switching controller, power
MOSFETs, inductor, filters and support components.
The LTM4651 can regulate V
OUT–
to a value between
–0.5V and –26.5V, provided that its input and output
voltages adhere to the safe operating area criteria of the
LTM4651: V
IN
+ |V
OUT–
|
≤
58V. A switching frequency
range of 250kHz to 3MHz is supported (400kHz default)
and the module can synchronize to an external clock.
Despite being an inverting topology regulator, no level shift
circuitry is needed to interface to the LTM4651’s RUN,
PGOOD or CLKIN pins; those pins are referenced to GND.
The LTM4651 is offered in a 15mm × 9mm × 5.01mm BGA
package with SnPb or RoHS compliant terminal finish.
All registered trademarks and trademarks are the property of their respective owners.
n
n
n
n
n
n
n
n
Complete Low EMI Switch Mode Power Supply
EN55022 Class B Compliant
Wide Input Voltage Range: 3.6V to 58V
Up to 4A Output Current
n
24W Output from 12V to –24V
IN
OUT
, P
LOSS
= 5W,
T
A
= 60°C, t
RISE
= 60°C, 200LFM
Output Voltage Range: –26.5V ≤ V
OUT–
≤
–0.5V
–
n
Safe Operating Area: V + |V
IN
OUT
| ≤ 58V
±1.67% Total DC Output Voltage Error Over Line,
Load and Temperature (–40°C to 125°C)
Parallel and Current Share with Multiple LTM4651s
Constant-Frequency Current Mode Control
Frequency Synchronization Range: 250kHz to 3MHz
Power Good Indicator and Programmable Soft-Start
Overcurrent/Overvoltage/Overtemperature Protection
15mm × 9mm × 5.01mm BGA Package
APPLICATIONS
n
n
n
n
Avionics, Industrial Control and Test Equipment
Video, Imaging and Instrumentation
48V Telecom and Network Power Supplies
RF Systems
TYPICAL APPLICATION
–24V, 2.25A* Ultralow Noise** DC/DC μModule Regulator
V
IN
3.6V
TO 34V
4.7 F
V
IN
SV
IN
V
D
4.7 F
RUN
INTV
CC
VINREG
COMPa
COMPb
f
SET
GND
90.9k
ISETa ISETb
4651 TA01a
Output Current Capability*
4.0
3.5
OUTPUT CURRENT (A)
PGND
GND
SNS
LOAD
SV
OUT–
LTM4651
V
OUT–
10µF
×2
–24V
OUT
,
UP TO 2.25A
3.0
2.5
2.0
1.5
1.0
0.5
0
0
10
V
OUT–
= –0.5V
V
OUT–
= –3.3V
V
OUT–
= –5V
V
OUT–
= –8V
V
OUT–
= –12V
V
OUT–
= –15V
V
OUT–
= –20V
V
OUT–
= –24V
20
30
40
INPUT VOLTAGE (V)
50
60
4651 TA01b
PINS NOT USED IN
THIS CIRCUIT:
CLKIN, PGOOD,
PGDFB, SW, EXTV
CC
TEMP
+
, TEMP
–
, NC
481k
**See Figures 5 – 8 for DC2328A Radiated Emission Performance against EN55022B limits.
*Current limit frequency-foldback activates at load currents higher than indicated
curves. Continuous output current capability subject to details of application
implementation. Switching frequency set per Table 1. See Notes 2 and 3.
Rev. A
Document Feedback
For more information
www.analog.com
1
LTM4651
ABSOLUTE MAXIMUM RATINGS
(Note 1) (All Voltages Relative to V
OUT–
Unless Otherwise Indicated)
PIN CONFIGURATION
1
A
B
C
D
E
F
G
GND
SNS
SV
OUT–
H
J
K
PGND
L
BGA PACKAGE
77-PIN (15mm
×
9mm
×
5.01mm)
T
JMAX
= 125°C
θ
JCtop
= 22.4°C/W,
θ
JCbottom
= 7.9°C/W,
θ
JB
= 9.6°C/W,
θ
JA
= 20.8°C/W
θ
VALUES DETERMINED PER JESD51-12
WEIGHT = 1.8 GRAMS
TEMP
+
TEMP
–
V
OUT–
NC
CLKIN
NC
NC
V
OUT–
SV
IN
2
V
IN
V
D
V
OUT–
3
TOP VIEW
4
5
6
7
Terminal Voltages
V
IN
, V
D
, SV
IN
, SW, PGND, GND
SNS
, ISETa ..–0.3V to 60V
GND, EXTV
CC
........................................ –0.3V to 28V
RUN .................................GND – 0.3V to V
OUT–
+ 60V
INTV
CC
, PGDFB, VINREG, COMPa .......... –0.3V to 4V
f
SET
.................................................. –0.3V to INTV
CC
COMPb ................................................... –0.3V to 5V
ISETb .................................................... –0.3V to 28V
CLKIN, PGOOD (Relative to GND) ........... –0.3V to 6V
Terminal Currents
INTV
CC
Peak Output Current (Note 8) ................30mA
TEMP
+
..................................................–1mA to 10mA
TEMP
–
.................................................–10mA to 1mA
Temperatures
Internal Operating Temperature
Range (Notes 2, 7).......................... –40°C to 125°C
Storage Temperature Range .............. –55°C to 125°C
Peak Solder Reflow Package
Body Temperature ............................................ 245°C
PGOOD PGDFB VINREG GND
COMPb COMPa f
SET
ISETb
SV
OUT–
NC
ISETa EXTV
CC
RUN
INTV
CC
SW
TEMP
+
TEMP
–
ORDER INFORMATION
PART MARKING*
PART NUMBER
LTM4651EY#PBF
LTM4651IY#PBF
LTM4651IY
PAD OR BALL FINISH
SAC305 (RoHS)
SnPb (63/37)
DEVICE
LTM4651Y
FINISH CODE
e1
e0
PACKAGE
TYPE
BGA
MSL
RATING
3
TEMPERATURE RANGE
(SEE NOTE 2)
–40°C to 125°C
–40°C to 125°C
–40°C to 125°C
• Contact the factory for parts specified with wider operating temperature
ranges. *Pad or ball finish code is per IPC/JEDEC J-STD-609.
•
Recommended LGA and BGA PCB Assembly and Manufacturing
Procedures
•
LGA and BGA Package and Tray Drawings
Rev. A
2
For more information
www.analog.com
LTM4651
The
l
denotes the specifications which apply over the specified internal
operating temperature range (Note 2). T
A
= 25°C, Test Circuit 1, V
IN
= 24V and electrically connected to SV
IN
and RUN, ISETa – SV
OUT–
=
24V, EXTV
CC
= PGND, CLKIN open circuit, R
fSET
= 57.6kΩ and R
ISET
= 480kΩ and voltages referred to PGND unless otherwise noted.
SYMBOL
SV
IN(DC)
, V
IN(DC)
V
OUT(RANGE)–
V
OUT(–24VDC)–
V
OUT(–5VDC)–
PARAMETER
Input DC Voltage
Range of Output Voltage Regulation
Output Voltage Total Variation with
Line and Load at V
OUT–
= –24V
Output Voltage Total Variation with
Line and Load at V
OUT–
= –5V
Output Voltage Total Variation with
Line and Load at V
OUT–
= –0.5V
CONDITIONS
V
IN+
|V
OUT–
| ≤ 58V
0.5V ≤ ISETa – SV
OUT–
≤ 26.5V
3.6V ≤ V
IN
≤ 34V, 0A ≤ I
OUT–
≤ 0.3A, CLKIN Driven per
Note 6, C
INH
= 4.7μF, C
D
= 4.7μF × 2,
C
OUTH
= 47μF × 2
Measuring GND
SNS
– ISETa
12V ≤ V
IN
≤ 53V, 0A ≤ I
OUT–
≤ 3A, CLKIN Driven by
550kHz Clock, C
INH
= 4.7μF, C
D
= 4.7μF × 2, C
OUTH
= 47μF × 2, ISETa – SV
OUT–
= 5V
Measuring GND
SNS
– ISETa
3.6V ≤ V
IN
≤ 28V, 0A ≤ I
OUT–
≤ 2A, C
INH
= 4.7μF,
C
D
= 4.7μF × 2, C
OUTH
= 47μF × 2, R
fSET
= N/U,
ISETa – SV
OUT–
= 500mV, CLKIN Driven by 200kHz
Clock (Note 5)
l
l
l
ELECTRICAL CHARACTERISTICS
MIN
3.6
–26.5
–24.4
TYP
MAX
58
–0.5
UNITS
V
V
V
–24
–23.6
l
–15
0
15
mV
V
OUT(–0.5VDC)–
l
–15
0
15
mV
Input Specifications
V
IN(UVLO)
V
IN(OVLO)
V
IN(HYS)
I
INRUSH(VIN)
I
Q(SVIN)
I
S(VIN)
I
S(VIN, SHUTDOWN)
I
OUT–
SV
IN
Undervoltage Lockout Threshold SV
IN
Rising
SV
IN
Falling
Hysteresis
SV
IN
Overvoltage Lockout Rising
SV
IN
Overvoltage Lockout Hysteresis
Input Inrush Current at Start-Up
Input Supply Bias Current
Input Supply Power Converter
Input Supply Current in Shutdown
V
OUT–
Output Continuous
Current Range
(Note 4)
(Note 4)
C
INH
= 4.7μF, C
D
= 4.7μF × 2, C
OUTH
= 47μF × 2;
I
OUT–
= 0A, ISETa Electrically Connected to ISETb
Shutdown, RUN = GND
RUN = V
IN
CLKIN Open Circuit, I
OUT–
= 2A
Shutdown, RUN = GND
From V
IN
= 24V, Regulating V
OUT–
= –24V at f
SW
= 1.5MHz
From V
IN
= 12V, Regulating V
OUT–
= –5V at f
SW
= 550kHz
(See Note 3, Capable of Up to 4A Output Current for
Some Combinations of V
IN
, V
OUT–
, and f
SW
)
I
OUT–
= 0A, 3.6V ≤ V
IN
≤ 34V, ISETa – SV
OUT–
= 24V,
CLKIN Driven by 1.8MHz Clock
V
IN
= 24V, 0A ≤ I
OUT–
≤ 2A, CLKIN Driven by 1.5MHz
Clock, R
fSET
= 57.6kΩ, and R
ISET
= 480kΩ
V
IN
= 12V, ISETa – SV
OUT–
= 5V
V
IN
= 12V, ISETa – SV
OUT–
= 5V
Delay Measured from V
IN
Toggling from 0V to 24V to
PGOOD Exceeding 3V Above GND; PGOOD Having a
100kΩ Pull-Up to 3.3V with Respect to GND, VPGFB
Resistor-Divider Network as Shown in Test Circuit 1,
R
ISETa
= 480kΩ, ISETa Electrically Connected to ISETb,
and CLKIN Driven with 1.2MHz Clock
I
OUT–
: 0A to 1A and 1A to 0A Load Steps in 1μs,
C
OUTH
= 47µF × 2 X5R
I
OUT–
: 0A to 0.5A and 0.5A to 0A Load Steps in 1μs,
C
OUTH
= 47µF × 2 X5R
l
l
l
l
l
l
2.1
400
64
3.2
2.5
700
68
2
1.1
16
450
2.3
4
3.6
2.8
V
V
mV
V
V
A
4
30
μA
μA
A
µA
Output Specifications
0
0
2
3
A
A
∆V
OUT(LINE)–
/V
OUT–
Line Regulation Accuracy
0.05
0.05
10
1.7
1.95
8
4
0.25
0.5
%
%
mV
P–P
∆V
OUT(LOAD)–
/V
OUT–
Load Regulation Accuracy
V
OUT(AC)–
f
s
∆V
OUT(START)–
t
START
Output Voltage Ripple, V
OUT–
V
OUT
Ripple Frequency
Turn-On Overshoot
Turn-On Start-Up Time
2.2
9
MHz
mV
ms
l
∆V
OUT(LS)–
t
SETTLE
Peak Output Voltage Deviation for
Dynamic Load Step
Settling Time for Dynamic Load Step
400
50
mV
µs
Rev. A
For more information
www.analog.com
3
LTM4651
The
l
denotes the specifications which apply over the specified internal
operating temperature range (Note 2). T
A
= 25°C, Test Circuit 1, V
IN
= 24V and electrically connected to SV
IN
and RUN, ISETa – SV
OUT–
=
24V, EXTV
CC
= PGND, CLKIN open circuit, R
fSET
= 57.6kΩ and R
ISET
= 480kΩ and voltages referred to PGND unless otherwise noted.
SYMBOL
I
OUT(OCL)–
Control Section
I
ISETa
I
GNDSNS
t
ON(MIN)
V
RUN
I
RUN
f
OSC
f
SYNC
Reference Current of ISETa Pin
GND
SNS
Leakage Current
Minimum On-Time
RUN Turn-On/-Off Thresholds
V
ISETa
– SV
OUT–
= 0.5V, 3.6V ≤ V
IN
≤ 28V
0.1V ≤ V
ISETa
– SV
OUT–
≤ V
IN
– SV
OUT–
≤ 58V
V
IN
– SV
OUT–
= SV
IN
– SV
OUT–
= RUN – GND =
ISETa – SV
OUT–
= 58V
(Note 4 )
RUN Input Turn-On Threshold, RUN Rising
RUN Hysteresis
(RUN Thresholds Measured with Respect to GND)
V
IN
= 48V, RUN – GND = 3.3V
V
IN
= 12V, ISETa – SV
OUT–
= 5V, and:
f
SET
Open Circuit
R
fSET
= 57.6kΩ (See f
s
Specification)
V
IN
= 12V, ISETa – SV
OUT–
= 5V, CLKIN Driven with a
GND-Referred Clock Toggling from 0.4V to 1.2V and
Having a Clock Duty Cycle:
From 10% to 90%; f
SET
Open Circuit
From 40% to 60%; R
fSET
= 57.6kΩ
V
CLKIN
Rising, with Respect to GND
V
CLKIN
Falling, with Respect to GND
V
CLKIN
= 5V with Respect to GND
V
CLKIN
= 0V with Respect to GND
PGDFB Rising, Differential Voltage from PGDFB
to SV
OUT–
PGDFB Falling, Differential Voltage from
PGDFB to SV
OUT–
PGDFB Returning
4.94
V
PGOOD
= 0.1V with Respect to GND, V
PGDFB–
SV
OUT–
<
UV
PGDFB
or V
PGDFB
–
SV
OUT–
> OV
PGDFB
V
PGOOD
= 3.3V with Respect to GND, UV
PGDFB
<
V
PGDFB
– SV
OUT–
< OV
PGDFB
PGOOD Low to High (Note 4)
PGOOD High to Low (Note 4)
l
l
l
l
l
ELECTRICAL CHARACTERISTICS
PARAMETER
I
OUT–
Output Current Limit
CONDITIONS
MIN
TYP
2.45
MAX
UNITS
A
49.3
49
50
50
600
60
50.7
51
µA
µA
μA
ns
1.08
1.2
130
0.1
1.32
V
mV
nA
RUN Leakage Current
Oscillator Frequency Accuracy
l
50
Oscillator and Phase-Locked Loop (PLL)
l
360
400
1.95
440
kHz
MHz
PLL Synchronization Capture Range
250
1.3
1.2
230
–5
645
555
8
4.99
700
0.1
16/f
SW(HZ)
64/f
SW(HZ)
550
3
0.4
500
kHz
MHz
V
V
μA
μA
mV
mV
mV
V
CLKIN
I
CLKIN
CLKIN Input Threshold
CLKIN Input Current
–20
620
525
Power Good Feedback Input and Power Good Output
OV
PGDFB
UV
PGDFB
∆V
PGDFB
R
PGDFB
R
PGOOD
I
PGOOD(LEAK)
t
PGOOD(DELAY)
Output Overvoltage PGOOD Upper
Threshold
Output Undervoltage PGOOD Lower
Threshold
PGOOD Hysteresis
Resistor Between PGDFB and SV
OUT–
PGOOD Pull-Down Resistance
PGOOD Leakage Current
PGOOD Delay
675
580
5.04
1500
1
kΩ
Ω
μA
s
s
Rev. A
4
For more information
www.analog.com
LTM4651
The
l
denotes the specifications which apply over the specified internal
operating temperature range (Note 2). T
A
= 25°C, Test Circuit 1, V
IN
= 24V and electrically connected to SV
IN
and RUN, ISETa – SV
OUT–
=
24V, EXTV
CC
= PGND, CLKIN open circuit, R
fSET
= 57.6kΩ and R
ISET
= 480kΩ and voltages referred to PGND unless otherwise noted.
SYMBOL
V
VINREG
I
VINREG
INTV
CC
Regulator
V
INTVCC
V
EXTVCC(TH)
∆V
INTVCC(LOAD)
/
V
INTVCC
Temperature Sensor
∆V
TEMP
TC
∆V(TEMP)
Temperature Sensor Forward Voltage, I
TEMP+
= 100µA and I
TEMP–
= –100μA at T
A
= 25°C
V
TEMP+
– V
TEMP–
∆V
TEMP
Temperature Coefficient
0.6
–2.0
V
mV/°C
Channel Internal V
CC
Voltage, No
INTV
CC
Loading (I
INTVCC
= 0mA)
EXTV
CC
Switchover Voltage
INTV
CC
Load Regulation
3.6V ≤ SV
IN
– SV
OUT–
≤ 58V, EXTV
CC
= Open Circuit
5V ≤ SV
IN
– SV
OUT–
≤ 58V, 3.2V ≤ EXTV
CC
– V
OUT–
≤ 26.5V
(INTV
CC
Measured with Respect to V
OUT–
)
(Note 4)
0mA ≤ I
INTVCC
≤ 30mA
–2
3.15
2.85
3.4
3.0
3.15
0.5
2
3.65
3.15
V
V
V
V
%
PARAMETER
VINREG Servo Voltage
VINREG Leakage Current
CONDITIONS
VINREG Voltage During Output Current Regulation,
Measured with Respect to SV
OUT–
VINREG – SV
OUT–
= 2V
l
ELECTRICAL CHARACTERISTICS
MIN
1.8
TYP
2.0
1
MAX
2.2
UNITS
V
nA
Input Voltage Regulation Pin
Note 1:
Stresses beyond those listing under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating conditions for extended periods may affect device
reliability and lifetime.
Note 2:
The LTM4651 is tested under pulsed load conditions such that
T
J
≈ T
A
. The LTM4651E is guaranteed to meet performance specifications
over the 0°C to 125°C internal operating temperature range. Specifications
over the full –40°C to 125°C internal operating temperature range are
assured by design, characterization and correlation with statistical process
controls. The LTM4651I is guaranteed to meet specifications over the full
internal operating temperature range. Note that the maximum ambient
temperature consistent with these specifications is determined by specific
operating conditions in conjunction with board layout, the rated package
thermal resistance and other environmental factors.
Note 3:
See output current derating curves for different V
IN
, V
OUT
, and T
A
,
located in the Applications Information section.
Note 4:
Minimum on-time, V
IN
Overvoltage Lockout and Overvoltage
Lockout Hysteresis, PGOOD Delay, and EXTV
CC
Switchover Threshold are
tested at wafer sort.
Note 5:
V
OUT(–0.5VDC)–
low line regulation is tested at 3.6V
IN
, with f
SET
and
CLKIN open circuit. High line regulation is tested at 28V
IN
, and with CLKIN
driven at 200kHz—so as to ensure minimum on time criteria is met. The
LTM4651 is not recommended for applications where the minimum on-
time criteria (guardband to 90ns) is continuously violated. The LTM4651
can ride through events (such as V
IN
surge) where the on-time criteria is
transiently violated. See the Applications Information section.
Note 6:
V
OUT(–24VDC)–
is tested at 3.6V
IN
and 34V
IN
, with CLKIN driven
with a 1.8MHz clock, ISETa – SV
OUT–
= 24V, and R
fSET
= 57.6kΩ. It is also
tested at 24V
IN
, with CLKIN driven with a 1.5MHz clock, R
fSET
= 57.6kΩ,
and R
ISET
= 480kΩ.
Note 7:
This IC includes overtemperature protection that is intended
to protect the device during momentary overload conditions. Junction
temperature will exceed 125°C when overtemperature protection is active.
Continuous operation above the specified maximum operating junction
temperature may impair device reliability.
Note 8:
The INTV
CC
Abs Max peak output current is specified as the sum
of current drawn by circuits internal to the module biased off of INTV
CC
and current drawn by external circuits biased off of INTV
CC
. See the
Applications Information section.
Rev. A
For more information
www.analog.com
5
Linux开发
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
