eGaN® FET DATASHEET
EPC2014
EPC2014 – Enhancement Mode Power Transistor
V
DSS
, 40 V
R
DS(ON)
, 16 mW
I
D
, 10 A
NEW PRODUCT
EFFICIENT POWER CONVERSION
HAL
Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment lever-
aging the infrastructure that has been developed over the last 55 years. GaN’s exceptionally high
electron mobility and low temperature coefficient allows very low R
DS(ON)
, while its lateral device
structure and majority carrier diode provide exceptionally low Q
G
and zero Q
RR
. The end result is a
device that can handle tasks where very high switching frequency, and low on-time are beneficial
as well as those where on-state losses dominate.
Maximum Ratings
V
DS
I
D
V
GS
T
J
T
STG
Drain-to-Source Voltage (Continuous)
Drain-to-Source Voltage (up to 10,000 5ms pulses at 125° C)
Continuous (T
A
= 25˚C,
θ
JA
= 40)
Pulsed (25˚C, Tpulse = 300 µs)
Gate-to-Source Voltage
Gate-to-Source Voltage
Operating Temperature
Storage Temperature
PARAMETER
Static Characteristics
(T
J
= 25˚C unless otherwise stated)
BV
DSS
I
DSS
I
GSS
V
GS(TH)
R
DS(ON)
Drain-to-Source Voltage
Drain Source Leakage
Gate-Source Forward Leakage
Gate-Source Reverse Leakage
Gate Threshold Voltage
Drain-Source On Resistance
V
GS
= 0 V, I
D
= 125 µA
V
DS
= 32 V, V
GS
= 0 V
V
GS
= 5 V
V
GS
= -5 V
V
DS
= V
GS
, I
D
= 2 mA
V
GS
= 5 V, I
D
= 5 A
0.7
40
50
0.4
0.1
1.4
12
100
2
0.5
2.5
16
V
µA
mA
V
mΩ
40
48
10
40
6
-5
-40 to 150
-40 to 150
TEST CONDITIONS
V
V
A
V
˚C
EPC2014 eGaN® FETs are supplied only in
passivated die form with solder bumps
Applications
• High Speed DC-DC conversion
• Class D Audio
• Hard Switched and High Frequency Circuits
Benefits
• Ultra High Efficiency
• Ultra Low R
DS(on)
• Ultra low Q
G
• Ultra small footprint
MIN
TYP
MAX
UNIT
Source-Drain Characteristics
(T
J
= 25˚C unless otherwise stated)
V
SD
Source-Drain Forward Voltage
I
S
= 0.5 A, V
GS
= 0 V, T = 25˚C
I
S
= 0.5 A, V
GS
= 0 V, T = 125˚C
1.3
1.4
V
All measurements were done with substrate shorted to source.
Thermal Characteristics
TYP
R
θ
JC
R
θ
JB
R
θ
JA
Thermal Resistance, Junction to Case
Thermal Resistance, Junction to Board
Thermal Resistance, Junction to Ambient (Note 1)
6.9
32
80
˚C/W
˚C/W
˚C/W
Note 1: R
θ
JA
is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.
See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.
EPC – EFFICIENT POWER CONVERSION CORPORATION |
WWW.EPC-CO.COM
| COPYRIGHT 2013 |
| PAGE 1
eGaN® FET DATASHEET
EPC2014
Dynamic Characteristics
(T
J
= 25˚C unless otherwise stated)
C
ISS
C
OSS
C
RSS
Q
G
Q
GD
Q
GS
Q
OSS
Q
RR
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Total Gate Charge
Gate to Drain Charge
Gate to Source Charge
Output Charge
Source-Drain Recovery Charge
V
DS
= 20 V, V
GS
= 0 V
V
DS
= 20 V, I
D
= 10 A
V
DS
= 20 V, V
GS
= 0 V
300
150
10.2
2.48
0.48
0.67
4.8
0
325
170
12.5
2.8
0.6
0.8
6
nC
pF
All measurements were done with substrate shorted to source.
Figure 1: Typical Output Characteristics
40
35
30
40
35
30
Figure 2: Transfer Characteristics
25˚C
125˚C
V
DS
= 3 V
I
D
Drain Current (A)
I
D
Drain Current (A)
25
20
15
10
5
0
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
V
GS
= 5
V
GS
= 4
V
GS
= 3
V
GS
= 2
25
20
15
10
5
V
DS
– Drain to Source Voltage (V)
1.8
2
0
0
0.5
1
V
GS
– Gate to Source Voltage (V)
1.5
2
2.5
3
3.5
4
Figure 3: R
DS(ON)
vs. V
GS
for Various Drain Current
50
70
Figure 4: R
DS(ON)
vs. V
GS
for Various Temperatures
25˚C
125˚C
R
DS(ON)
– Drain to Source Resistance (mΩ)
4.5
R
DS(ON)
– Drain to Source Resistance (mΩ)
40
I
D
= 4 A
I
D
= 6 A
I
D
= 15 A
I
D
= 30 A
60
50
40
30
20
10
0
30
20
10
0
1.5
2
V
GS
– Gate to Source Voltage (V)
2.5
3
3.5
4
2
2.5
V
GS
– Gate to Source Voltage (V)
3
3.5
4
4.5
5
5.5
EPC – EFFICIENT POWER CONVERSION CORPORATION |
WWW.EPC-CO.COM
| COPYRIGHT 2013 |
| PAGE 2
eGaN® FET DATASHEET
Figure 5: Capacitance
5
I
D
= 10 A
V
D
= 20 V
C
OSS
= C
GD
+ C
SD
C
ISS
= C
GD
+ C
GS
C
RSS
= C
GD
EPC2014
Figure 6: Gate Charge
0.35
0.3
0.25
0.2
0.15
0.1
0.05
V
GS
– Gate to Source Voltage (V)
40
4
C – Capacitance (nF)
3
2
1
0
0
5
10
V
DS
– Drain to Source Voltage (V)
15
20
25
30
35
0
0
0.5
Q
G
– Gate Charge (nC)
1
1.5
2
2.5
20
Figure 7: Reverse Drain-Source Characteristics
2.2
Figure 8: Normalized On Resistance vs. Temperature
Normalized On-State Resistance – R
DS(ON)
2
1.8
1.6
1.4
1.2
1
0.8
-20
0
20
40
60
80
100
120
140
160
I
D
= 10 A
V
GS
= 5 V
25˚C
125˚C
I
SD
– Source to Drain Current (A)
15
V
GS
= 0 V
10
5
0
0
0.5
V
SD
– Source to Drain Voltage (V)
1
1.5
2
2.5
3
3.5
T
J
– Junction Temperature ( ˚C )
1.6
1.4
Figure 9: Normalized Threshold Voltage vs. Temperature
.03
.025
Figure 10: Gate Current
25˚C
125˚C
Normalized Threshold Voltage
I
G
– Gate Current (A)
I
D
= 2 mA
0
20
40
60
80
100
120
140
160
1.2
1
0.8
0.6
0.4
0.2
-20
.02
.015
.01
.005
0
0
1
2
3
4
5
6
T
J
– Junction Temperature ( ˚C )
All measurements were done with substrate shortened to source.
V
GS
– Gate-to-Source Voltage (V)
EPC – EFFICIENT POWER CONVERSION CORPORATION |
WWW.EPC-CO.COM
| COPYRIGHT 2013 |
| PAGE 3
eGaN® FET DATASHEET
Figure 11: Transient Thermal Response Curves
Normalized Maximum Transient Thermal Impedance
Z
θJB
, Normalized Thermal Impedance
Duty Factors:
0.5
0.1
0.2
0.1
0.05
0.01
0.02
0.01
0.001
0.0001
Single Pulse
1
EPC2014
P
DM
t
1
t
2
Notes:
Duty Factor: D = t
1
/t
2
Peak T
J
= P
DM
x Z
θJB
x R
θJB
+ T
B
10
-2
10
-1
1
10
100
t
p
, Rectangular Pulse Duration, seconds
10
-5
10
-4
10
-3
Normalized Maximum Transient Thermal Impedance
1
Z
θJC
, Normalized Thermal Impedance
Duty Factors:
0.5
0.1
0.2
0.1
0.05
0.01
0.02
0.01
Single Pulse
0.001
10
-6
10
-5
10
-4
10
-3
P
DM
t
1
t
2
Notes:
Duty Factor: D = t
1
/t
2
Peak T
J
= P
DM
x Z
θJC
x R
θJC
+ T
C
10
-2
10
-1
1
t
p
, Rectangular Pulse Duration, seconds
Figure 12: Safe Operating Area
100
I
D
- Drain Current (A)
10
limited by R
DS(ON)
1
10 µs
100 µs
1 ms
10 ms
100 ms/DC
0.1
T
J
= Max Rated, T
C
= +25°C, Single Pulse
0.1
1
10
100
V
DS
- Drain-Source Voltage (V)
EPC – EFFICIENT POWER CONVERSION CORPORATION |
WWW.EPC-CO.COM
| COPYRIGHT 2013 |
| PAGE 4
eGaN® FET DATASHEET
TAPE AND REEL CONFIGURATION
4mm pitch, 8mm wide tape on 7” reel
EPC2014
b
d
e
f
g
Loaded Tape Feed Direction
7” reel
Die
orientation
dot
a
c
Gate
solder bar is
under this
corner
EPC2014 (note 1)
Dimension (mm)
target
min
max
Die is placed into pocket
solder bar side down
(face side down)
a
b
c (see note)
d
e
f (see note)
g
8.00
1.75
3.50
4.00
4.00
2.00
1.5
7.90 8.30
1.65 1.85
3.45 3.55
3.90 4.10
3.90 4.10
1.95 2.05
1.5
1.6
Note 1: MSL 1 (moisture sensitivity level 1) classi ed according to IPC/JEDEC industry standard.
Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket,
not the pocket hole.
DIE MARKINGS
2014
Die orientation dot
Gate Pad bump is
under this corner
YYYY
ZZZZ
Part
Number
EPC2014
Laser Markings
Part #
Marking Line 1
2014
Lot_Date Code
Marking line 2
YYYY
Lot_Date Code
Marking Line 3
ZZZZ
DIE OUTLINE
A
f
f
X3
Solder Bar View
d
X2
DIM
A
B
c
d
e
f
g
MIN
1672
1057
834
327
235
195
400
MICROMETERS
Nominal
1702
1087
837
330
250
200
400
MAX
1732
1117
840
333
265
205
400
2
3
1
4
5
c
e
g
Side View
g
X2
B
100 +/- 20
815 Max
(685)
SEATING PLANE
EPC – EFFICIENT POWER CONVERSION CORPORATION |
WWW.EPC-CO.COM
| COPYRIGHT 2013 |
| PAGE 5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
