PRMD2
50 V, 100 mA NPN/PNP Resistor-Equipped double Transistors
(RET)
14 September 2018
Product data sheet
1. General description
NPN/PNP Resistor-Equipped double Transistors (RET) in a leadless ultra small DFN1412-6
(SOT1268) Surface-Mounted Device (SMD) plastic package.
2. Features and benefits
•
•
•
•
•
•
•
100 mA output current capability
Built-in bias resistors
Simplifies circuit design
Reduces component count
Reduces pick and place costs
Low package height of 0.5 mm
AEC-Q101 qualified
3. Applications
•
•
•
•
Digital applications
Cost-saving alternative to BC847/BC857 series in digital applications
Control of IC inputs
Switching loads
4. Quick reference data
Table 1. Quick reference data
Symbol
Parameter
V
CEO
I
O
h
FE
R1
R2/R1
[1]
Conditions
open base
Min
-
-
Typ
-
-
-
22
1
Max
50
100
-
28.6
1.2
Unit
V
mA
kΩ
Per transistor, for the PNP transistor with negative polarity
collector-emitter
voltage
output current
DC current gain
bias resistor 1
bias resistor ratio
V
CE
= 5 V; I
C
= 5 mA; T
amb
= 25 °C
[1]
[1]
60
15.4
0.8
See section "Test information" for resistor calculation and test conditions.
Nexperia
PRMD2
50 V, 100 mA NPN/PNP Resistor-Equipped double Transistors (RET)
5. Pinning information
Table 2. Pinning information
Pin
Symbol Description
1
2
3
4
5
6
7
8
GND1
I1
O2
GND2
I2
O1
O1
O2
GND (emitter) TR1
input (base) TR1
output (collector) TR2
GND (emitter) TR2
input (base) TR2
output (collector) TR1
output (collector) TR1
output (collector) TR2
Transparent top view
1
2
3
8
7
6
5
4
TR1
R2
R1
R2
TR2
R1
Simplified outline
Graphic symbol
O1
I2
GND2
DFN1412-6
(SOT1268)
GND1
I1
O2
aaa-007379
6. Ordering information
Table 3. Ordering information
Type number
Package
Name
PRMD2
DFN1412-6
Description
plastic thermal enhanced ultra thin small outline package; no
leads; 6 terminals; body: 1.4 mm x 1.2 mm x 0.47 mm
Version
SOT1268
7. Marking
Table 4. Marking codes
Type number
PRMD2
Marking code
B4
PRMD2
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
14 September 2018
2 / 14
Nexperia
PRMD2
50 V, 100 mA NPN/PNP Resistor-Equipped double Transistors (RET)
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
CBO
V
CEO
V
EBO
V
I
I
O
P
tot
Per device
P
tot
T
j
T
amb
T
stg
[1]
Parameter
collector-base voltage
collector-emitter voltage
emitter-base voltage
input voltage
output current
total power dissipation
total power dissipation
junction temperature
ambient temperature
storage temperature
Conditions
open emitter
open base
open collector
Min
-
-
-
-10
-
Max
50
50
10
40
100
325
480
150
150
150
Unit
V
V
V
V
mA
mW
mW
°C
°C
°C
Per transistor, for the PNP transistor with negative polarity
T
amb
≤ 25 °C
T
amb
≤ 25 °C
[1]
[1]
-
-
-
-55
-65
Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.
500
P
tot
(mW)
400
aaa-024487
300
200
100
0
-75
-25
25
75
125
175
T
amb
(°C)
FR4 PCB, standard footprint
Fig. 1.
Per device: Power derating curve
PRMD2
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
14 September 2018
3 / 14
Nexperia
PRMD2
50 V, 100 mA NPN/PNP Resistor-Equipped double Transistors (RET)
9. Thermal characteristics
Table 6. Thermal characteristics
Symbol
Parameter
Per transistor
R
th(j-a)
Per device
R
th(j-a)
[1]
Conditions
[1]
Min
-
Typ
-
Max
385
Unit
K/W
thermal resistance from in free air
junction to ambient
thermal resistance from in free air
junction to ambient
[1]
-
-
261
K/W
Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
10
3
Z
th(j-a)
(K/W)
10
2
duty cycle = 1
0.75
0.33
0.1
0.05
10
0.02
0
0.01
0.5
0.2
aaa-024488
1
10
-5
10
-4
10
-3
10
-2
10
-1
1
10
10
2
t
p
(s)
10
3
FR4 PCB, standard footprint
Fig. 2.
Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration;
typical values
PRMD2
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
14 September 2018
4 / 14
Nexperia
PRMD2
50 V, 100 mA NPN/PNP Resistor-Equipped double Transistors (RET)
10. Characteristics
Table 7. Characteristics
Symbol
Parameter
I
CEO
I
CBO
I
EBO
h
FE
V
CEsat
V
I(off)
V
I(on)
R1
R2/R1
C
C
Conditions
Min
-
-
-
-
60
-
-
2.5
[1]
[1]
V
CB
= 10 V; I
E
= 0 A; i
e
= 0 A; f = 1 MHz;
T
amb
= 25 °C
V
CB
= -10 V; I
E
= 0 mA; i
e
= 0 mA;
f = 1 MHz; T
amb
= 25 °C
f
T
transition frequency
V
CE
= 5 V; I
C
= 10 mA; f = 100 MHz;
T
amb
= 25 °C
V
CE
= -5 V; I
C
= -10 mA; f = 100 MHz;
T
amb
= 25 °C
[1]
[2]
See section "Test information" for resistor calculation and test conditions.
Characteristics of built-in transistor
10
3
h
FE
(2)
(3)
006aac794
Typ
-
-
-
-
-
-
1.1
1.7
22
1
-
-
230
180
Max
1
5
100
180
-
150
0.8
-
28.6
1.2
2.5
3
-
-
Unit
µA
µA
nA
µA
Per transistor, for the PNP transistor with negative polarity
collector-emitter cut-off V
CE
= 30 V; I
B
= 0 A; T
amb
= 25 °C
current
V
CE
= 30 V; I
B
= 0 A; T
j
= 150 °C
collector-base cut-off
current
emitter-base cut-off
current
DC current gain
collector-emitter
saturation voltage
off-state input voltage
on-state input voltage
bias resistor 1
bias resistor ratio
collector capacitance
V
CB
= 50 V; I
E
= 0 A; T
amb
= 25 °C
V
EB
= 5 V; I
C
= 0 A; T
amb
= 25 °C
V
CE
= 5 V; I
C
= 5 mA; T
amb
= 25 °C
I
C
= 10 mA; I
B
= 0.5 mA; T
amb
= 25 °C
V
CE
= 5 V; I
C
= 100 µA; T
amb
= 25 °C
V
CE
= 0.3 V; I
C
= 5 mA; T
amb
= 25 °C
mV
V
V
kΩ
pF
pF
MHz
MHz
15.4
0.8
-
-
[2]
-
-
0.1
I
C
(A)
0.08
0.60 mA
aaa-018665
0.54 mA
0.48 mA
0.42 mA
0.36 mA
0.30 mA
0.24 mA
(1)
10
2
0.06
0.04
10
0.18 mA
0.12 mA
0.02
I
B
= 0.06 mA
1
10
-1
1
10
10
2
0
0
1
2
3
4
5
I
C
(mA)
V
CE
(V)
V
CE
= 5 V
(1) T
amb
= 100 °C
(2) T
amb
= 25 °C
(3) T
amb
= -40 °C
Fig. 3.
NPN transistor: DC current gain as a function of
collector current; typical values
T
amb
= 25 °C
Fig. 4.
NPN transistor: Collector current as a function
of collector-emitter voltage; typical values
PRMD2
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
14 September 2018
5 / 14
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
