电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

FW-12-05-G-D-370-200-A

产品描述.050'' BOARD SPACERS
产品类别连接器   
文件大小852KB,共1页
制造商SAMTEC
官网地址http://www.samtec.com/
标准
下载文档 详细参数 全文预览

FW-12-05-G-D-370-200-A概述

.050'' BOARD SPACERS

FW-12-05-G-D-370-200-A规格参数

参数名称属性值
针脚数24
间距0.050"(1.27mm)
排数2
排距0.050"(1.27mm)
长度 - 整体引脚0.570"(14.478mm)
长度 - 柱(配接)0.200"(5.080mm)
长度 - 叠接高度0.370"(9.400mm)
安装类型表面贴装
端接焊接
触头镀层 - 柱(配接)
触头镀层厚度 - 柱(配接)10.0µin (0.25µm)
颜色黑色

文档预览

下载PDF文档
F-219
FW–20–05–F–D–610–065
FW–12–05–G–D–530–101
(1.27 mm) .050"
FW-SM SERIES
SMT MICRO BOARD STACKER
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?FW-SM
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Sn or Au over 50 µ" (1.27 µm) Ni
Operating Temp Range:
-55 °C to +125 °C
RoHS Compliant:
Yes
Board Mates:
CLP, FLE
Cable Mates:
FFSD
Low-profile or
skyscraper styles
APPLICATIONS
Variable
board spacing
MATED
HEIGHT
FW
CLP
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-30)
(0.15 mm) .006" max (31-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
MATED
CLP HEIGHT*
(8.13)
FW-XX-03-X-X-233-065
.320
–02
(9.91)
FW-XX-03-X-X-303-065
.390
*Processing conditions will affect mated height.
LEAD STYLE
FW
(1.27 mm x 1.27 mm)
.050" x .050" micro pitch
Surface
mount
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
FW
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
PLATING
OPTION
D
STACKER
HEIGHT
POST
HEIGHT
OPTION
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Smaller stack heights
02 thru 50
= Gold flash on post,
Matte Tin on tail
–F
–L
–“XXX”
= Stacker
Height
(in inches)
= Post Height
(in inches)
(1.65 mm)
.065"
minimum
Example:
–065
= (1.65 mm)
.065"
–“XXX”
LEAD STACKER
STYLE HEIGHT
–03
–05
STACKER
HEIGHT
(5.46) (8.51) (7.11) (10.16)
.215 to .335
.280 to .400
(8.64) (15.49) (10.29) (17.15)
.340 to .610
.405 to .675
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
Example:
–250
= (6.35 mm)
.250"
= End Shroud
(–075 post height only.
Mate only with CLP)
(5.46 mm) .215" to
(15.49 mm) .610"
stacker height only
9 pins/row min.
= End Shroud
with Guide Post
(–075 post height only.
Mate only with CLP.)
(5.46 mm) .215"
to (15.49 mm) .610"
stacker height only)
9 pins/row min.
= Alignment Pin
(3 positions min.)
(5.46 mm) .215" to
(15.75 mm) .620"
stacker height only
= Pick & Place Pad
(5 positions min.)
= Tape & Reel
(Max overall height =
Post+Stacker Height+
Pad+Alignment Pin =
.700 (17.78))
–ES
02
No. of positions x
(1.27) .050
= 10 µ" (0.25 µm)
Gold on post,
Gold flash on tail
100
–G
–EP
(3.42)
.135
(1.27)
.050
01
(1.19)
.047
(1.27) .050
(0.41) .016 SQ
99
(4.76)
.188
POST HEIGHT
(1.65) .065
MIN
(4.27)
.168
(0.76)
.030
(3.45)
.136
x
(5.08)
.200
(4.06)
.160
–A
–ES
(3.05)
.120
(1.91)
.075
DIA
–P
(0.86)
.034
Notes:
For added mechanical stability,
Samtec recommends
mechanical board spacers be
used in applications with gold or
selective gold plated connectors.
Contact ipg@samtec.com for
more information.
This Series is non-standard,
non-returnable.
–P
STACKER
HEIGHT
(2.51)
.099
(2.92)
.115
–TR
–EP
Due to technical progress, all designs, specifications and components are subject to change without notice.
(0.89)
.035
DIA
–A
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
产业乱弹之布线
一场大戏开演…… 西蒙:布线市场的“无冕之王”,金融、证券行业的最爱,因其优质、高价而曲高和寡,一骑绝尘,往往委屈地沦落为项目中的陪标“大王”(被迫!无奈!)。近年来价格政策有所松 ......
fish001 工业自动化与控制
netcf2.0 c#里调用c++的dll,怎么获取其中的自定义消息
做一个条码扫描设备的程序,设备是wince5.0的,厂商提供的sdk是eVC的,可是用eVC开发不太熟练,想直接把dll引入到c#里。 现在在C#里已经通过调用dll成功打开扫描硬件,eVC中是通过windows消 ......
100mdppp 嵌入式系统
ADI在线座谈会PCB问答精选
主题:PCB(印制电路板)布局布线指南 MCU自带ADC或DAC的情况下,AGND和AVDD如何接,MCU的AGND管脚是接模拟地还是数字地,同理MCU的AVDD呢? AGND接模拟地平面,模拟地平面 ......
ch0721 PCB设计
各位,请教一个问题,内存数据总线宽度(16/32)对CE有影响吗?非常感谢您!!
我有同样的两块开发板,所有硬件除了内存以外都相同。两块板子的内存大小都是64M,唯一的区别是内存数据总线宽度,一块是32bit的,一块是16bit的。 但是很奇怪,根据硬件的不同,无非是在bo ......
luoxinmjun520 嵌入式系统
fpga设计的方方面面注意事项
设计注意!...
80后 FPGA/CPLD
[红包请教]Linux内核进入串口控制台后输出乱码
本帖最后由 wiin 于 2021-11-5 15:27 编辑 内核态阶段,printk打印信息正常。 挂载根文件系统后(在其他板子上测试过,是可以运行的根文件系统),出现乱码。 自己编写的串口驱动程序 ......
wiin Linux开发

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1874  681  1029  462  700  3  16  27  2  23 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved