Datasheet> 器件分类 > 逻辑> 逻辑> 74LV165AD-Q100J

74LV165AD-Q100J: 产品描述IC SHIFT REGISTER 8BIT 16SOIC; 产品类别逻辑逻辑; 文件大小759KB，共19页; 制造商Nexperia; 官网地址https://www.nexperia.com

下载文档详细参数选型对比全文预览

74LV165AD-Q100J在线购买

供应商	器件名称	价格	最低购买	库存
	74LV165AD-Q100J	-	-	点击查看	点击购买

74LV165AD-Q100J概述

IC SHIFT REGISTER 8BIT 16SOIC

74LV165AD-Q100J规格参数

参数名称	属性值
Brand Name	Nexperia
厂商名称	Nexperia
零件包装代码	SOP
包装说明	SOP,
针数	16
制造商包装代码	SOT109-1
Reach Compliance Code	compliant
Samacsys Description	74LV165A-Q100 - 8-bit parallel-in/serial-out shift register@en-us
计数方向	RIGHT
系列	LV/LV-A/LVX/H
JESD-30 代码	R-PDSO-G16
长度	9.9 mm
逻辑集成电路类型	PARALLEL IN SERIAL OUT
位数	8
功能数量	1
端子数量	16
最高工作温度	85 °C
最低工作温度	-40 °C
输出极性	COMPLEMENTARY
封装主体材料	PLASTIC/EPOXY
封装代码	SOP
封装形状	RECTANGULAR
封装形式	SMALL OUTLINE
峰值回流温度（摄氏度）	NOT SPECIFIED
传播延迟（tpd）	26 ns
筛选级别	AEC-Q100
座面最大高度	1.75 mm
最大供电电压 (Vsup)	5.5 V
最小供电电压 (Vsup)	2 V
标称供电电压 (Vsup)	2.5 V
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	GULL WING
端子节距	1.27 mm
端子位置	DUAL
处于峰值回流温度下的最长时间	NOT SPECIFIED
触发器类型	POSITIVE EDGE
宽度	3.9 mm
最小 fmax	90 MHz
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

74LV165A-Q100

8-bit parallel-in/serial-out shift register

Rev. 3 — 28 March 2014

Product data sheet

1. General description

The 74LV165A-Q100 is an 8-bit parallel-load or serial-in shift register with complementary

serial outputs (Q7 and Q7) available from the last stage. When the parallel-load input (PL)

is LOW, parallel data from the inputs D0 to D7 are loaded into the register asynchronously.

When input PL is HIGH, data enters the register serially at the input DS. It shifts one place

to the right (Q0 Q1 Q2, etc.) with each positive-going clock transition. This feature

allows parallel-to-serial converter expansion by tying the output Q7 to the input DS of the

succeeding stage. The clock input is a gate-OR structure which allows one input to be

used as an active LOW clock enable input (CE) input. The pin assignment for the inputs

CP and CE is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH

transition of the input CE should only take place while CP HIGH for predictable operation.

Schmitt-trigger action at all inputs, makes the circuit tolerant for slower input rise and fall

times. It is fully specified for partial-power-down applications using I

OFF

. The I

OFF

circuitry

disables the output, preventing the damaging current backflow through the device when it

is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 3) and is suitable for use in automotive applications.

2. Features and benefits



Automotive product qualification in accordance with AEC-Q100 (Grade 3)



Specified from

40 C

to +85

C



Wide supply voltage range from 2.0 V to 5.5 V



Synchronous parallel-to-serial applications



Synchronous serial input for easy expansion



Latch-up performance exceeds 250 mA



CMOS LOW power consumption



5.5 V tolerant inputs/outputs



Direct interface with TTL levels (2.7 V to 3.6 V)



Power-down mode



Complies with JEDEC standards:



JESD8-5 (2.3 V to 2.7 V)



JESD8B/JESD36 (2.7 V to 3.6 V)



JESD8-1A (4.5 V to 5.5 V)



ESD protection:



MIL-STD-833, method 3015 exceeds 2000 V



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0

)

74LV165AD-Q100J相似产品对比

	74LV165AD-Q100J	74LV165APW-Q100J
描述	IC SHIFT REGISTER 8BIT 16SOIC	IC SHIFT REGISTER 8BIT 16TSSOP
Brand Name	Nexperia	Nexperia
厂商名称	Nexperia	Nexperia
零件包装代码	SOP	TSSOP
包装说明	SOP,	TSSOP,
针数	16	16
制造商包装代码	SOT109-1	SOT403-1
Reach Compliance Code	compliant	compliant
Samacsys Description	74LV165A-Q100 - 8-bit parallel-in/serial-out shift register@en-us	74LV165A-Q100 - 8-bit parallel-in/serial-out shift register@en-us
计数方向	RIGHT	RIGHT
系列	LV/LV-A/LVX/H	LV/LV-A/LVX/H
JESD-30 代码	R-PDSO-G16	R-PDSO-G16
长度	9.9 mm	5 mm
逻辑集成电路类型	PARALLEL IN SERIAL OUT	PARALLEL IN SERIAL OUT
位数	8	8
功能数量	1	1
端子数量	16	16
最高工作温度	85 °C	85 °C
最低工作温度	-40 °C	-40 °C
输出极性	COMPLEMENTARY	COMPLEMENTARY
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	SOP	TSSOP
封装形状	RECTANGULAR	RECTANGULAR
封装形式	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）	NOT SPECIFIED	NOT SPECIFIED
传播延迟（tpd）	26 ns	26 ns
筛选级别	AEC-Q100	AEC-Q100
座面最大高度	1.75 mm	1.1 mm
最大供电电压 (Vsup)	5.5 V	5.5 V
最小供电电压 (Vsup)	2 V	2 V
标称供电电压 (Vsup)	2.5 V	2.5 V
表面贴装	YES	YES
技术	CMOS	CMOS
温度等级	INDUSTRIAL	INDUSTRIAL
端子形式	GULL WING	GULL WING
端子节距	1.27 mm	0.65 mm
端子位置	DUAL	DUAL
处于峰值回流温度下的最长时间	NOT SPECIFIED	NOT SPECIFIED
触发器类型	POSITIVE EDGE	POSITIVE EDGE
宽度	3.9 mm	4.4 mm
最小 fmax	90 MHz	90 MHz
Base Number Matches	1	1

74LV165AD-Q100J

74LV165AD-Q100J在线购买

74LV165AD-Q100J概述

74LV165AD-Q100J规格参数

文档预览

74LV165AD-Q100J相似产品对比

推荐资源