Datasheet> 器件分类 > 逻辑> 逻辑> 74AUP2G86GD,125

文档预览

74AUP2G86GD,125: 产品描述IC GATE XOR 2CH 2-INP 8XSON; 产品类别逻辑逻辑; 文件大小871KB，共21页; 制造商Nexperia; 官网地址https://www.nexperia.com

下载文档详细参数选型对比全文预览

74AUP2G86GD,125概述

IC GATE XOR 2CH 2-INP 8XSON

74AUP2G86GD,125规格参数

参数名称	属性值
Brand Name	Nexperia
厂商名称	Nexperia
零件包装代码	SON
包装说明	VSON, SOLCC8,.12,20
针数	8
制造商包装代码	SOT996-2
Reach Compliance Code	compliant
系列	AUP/ULP/V
JESD-30 代码	R-PDSO-N8
JESD-609代码	e3
长度	3 mm
负载电容（CL）	30 pF
逻辑集成电路类型	XOR GATE
最大I（ol）	0.0017 A
湿度敏感等级	1
功能数量	2
输入次数	2
端子数量	8
最高工作温度	125 °C
最低工作温度	-40 °C
封装主体材料	PLASTIC/EPOXY
封装代码	VSON
封装等效代码	SOLCC8,.12,20
封装形状	RECTANGULAR
封装形式	SMALL OUTLINE, VERY THIN PROFILE
包装方法	TAPE AND REEL
峰值回流温度（摄氏度）	NOT SPECIFIED
电源	1.2/3.3 V
Prop。Delay @ Nom-Sup	26.6 ns
传播延迟（tpd）	26.6 ns
认证状态	Not Qualified
施密特触发器	NO
座面最大高度	0.5 mm
最大供电电压 (Vsup)	3.6 V
最小供电电压 (Vsup)	0.8 V
标称供电电压 (Vsup)	1.1 V
表面贴装	YES
技术	CMOS
温度等级	AUTOMOTIVE
端子面层	Matte Tin (Sn)
端子形式	NO LEAD
端子节距	0.5 mm
端子位置	DUAL
处于峰值回流温度下的最长时间	NOT SPECIFIED
宽度	2 mm

文档预览

下载PDF文档

全文
预览

74AUP2G86

Low-power dual 2-input EXCLUSIVE-OR gate

Rev. 8 — 24 January 2013

Product data sheet

1. General description

The 74AUP2G86 provides the dual 2-input EXCLUSIVE-OR function.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall

times across the entire V

range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire

range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I

OFF

. The I

OFF

circuitry disables the output, preventing a damaging backflow current through the device

when it is powered down.

2. Features and benefits



Wide supply voltage range from 0.8 V to 3.6 V



High noise immunity



Complies with JEDEC standards:



JESD8-12 (0.8 V to 1.3 V)



JESD8-11 (0.9 V to 1.65 V)



JESD8-7 (1.2 V to 1.95 V)



JESD8-5 (1.8 V to 2.7 V)



JESD8-B (2.7 V to 3.6 V)



ESD protection:



HBM JESD22-A114F Class 3A exceeds 5000 V



MM JESD22-A115-A exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Low static power consumption; I

= 0.9

A

(maximum)



Latch-up performance exceeds 100 mA per JESD78 Class II



Inputs accept voltages up to 3.6 V



Low noise overshoot and undershoot < 10 % of V



OFF

circuitry provides partial Power-down mode operation



Multiple package options



Specified from

40 C

to +85

C

and

40 C

to +125

C

74AUP2G86GD,125相似产品对比

	74AUP2G86GD,125	74AUP2G86GN,115	74AUP2G86DC,125	74AUP2G86GT,115	74AUP2G86GS,115	74AUP2G86GF,115	74AUP2G86GM,125
描述	IC GATE XOR 2CH 2-INP 8XSON	IC GATE XOR 2CH 2-INP 8XSON	IC GATE XOR 2CH 2-INP 8VSSOP	IC GATE XOR 2CH 2-INP 8XSON	IC GATE XOR 2CH 2-INP 8XSON	IC GATE XOR 2CH 2-INP 8XSON	IC GATE XOR 2CH 2-INP 8XQFN
Brand Name	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia
零件包装代码	SON	SON	SSOP	SON	SON	SON	QFN
包装说明	VSON, SOLCC8,.12,20	SON,	VSSOP,	VSON,	VSON,	VSON,	VQCCN,
针数	8	8	8	8	8	8	8
制造商包装代码	SOT996-2	SOT1116	SOT765-1	SOT833-1	SOT1203	SOT1089	SOT902-2
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant
系列	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V
JESD-30 代码	R-PDSO-N8	R-PDSO-N8	R-PDSO-G8	R-PDSO-N8	R-PDSO-N8	R-PDSO-N8	S-PQCC-N8
JESD-609代码	e3	e3	e4	e3	e3	e3	e4
长度	3 mm	1.2 mm	2.3 mm	1.95 mm	1.35 mm	1.35 mm	1.6 mm
逻辑集成电路类型	XOR GATE	XOR GATE	XOR GATE	XOR GATE	XOR GATE	XOR GATE	XOR GATE
湿度敏感等级	1	1	1	1	1	1	1
功能数量	2	2	2	2	2	2	2
输入次数	2	2	2	2	2	2	2
端子数量	8	8	8	8	8	8	8
最高工作温度	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
最低工作温度	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	VSON	SON	VSSOP	VSON	VSON	VSON	VQCCN
封装形状	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE
封装形式	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE
传播延迟（tpd）	26.6 ns	26.6 ns	26.6 ns	26.6 ns	26.6 ns	26.6 ns	26.6 ns
座面最大高度	0.5 mm	0.35 mm	1 mm	0.5 mm	0.35 mm	0.5 mm	0.5 mm
最大供电电压 (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
最小供电电压 (Vsup)	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V
标称供电电压 (Vsup)	1.1 V	1.1 V	1.2 V	1.2 V	1.1 V	1.1 V	1.1 V
表面贴装	YES	YES	YES	YES	YES	YES	YES
技术	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
端子面层	Matte Tin (Sn)	Tin (Sn)	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin (Sn)	Tin (Sn)	Tin (Sn)	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式	NO LEAD	NO LEAD	GULL WING	NO LEAD	NO LEAD	NO LEAD	NO LEAD
端子节距	0.5 mm	0.3 mm	0.5 mm	0.5 mm	0.35 mm	0.35 mm	0.5 mm
端子位置	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	QUAD
宽度	2 mm	1 mm	2 mm	1 mm	1 mm	1 mm	1.6 mm
厂商名称	Nexperia	Nexperia	Nexperia	-	Nexperia	Nexperia	Nexperia
峰值回流温度（摄氏度）	NOT SPECIFIED	-	260	260	-	-	260
认证状态	Not Qualified	-	Not Qualified	Not Qualified	-	-	Not Qualified
处于峰值回流温度下的最长时间	NOT SPECIFIED	-	30	30	-	-	30
Samacsys Description	-	74AUP2G86 - Low-power dual 2-input EXCLUSIVE-OR gate@en-us	74AUP2G86 - Low-power dual 2-input EXCLUSIVE-OR gate@en-us	-	74AUP2G86 - Low-power dual 2-input EXCLUSIVE-OR gate@en-us	74AUP2G86 - Low-power dual 2-input EXCLUSIVE-OR gate@en-us	74AUP2G86 - Low-power dual 2-input EXCLUSIVE-OR gate@en-us

74AUP2G86GD,125

74AUP2G86GD,125概述

74AUP2G86GD,125规格参数

文档预览

74AUP2G86GD,125相似产品对比

推荐资源