Datasheet> 器件分类 > 存储> IS61QDPB42M18A-400M3LI-TR

文档预览

IS61QDPB42M18A-400M3LI-TR: 产品描述Standard SRAM, 2MX18, 0.45ns, CMOS, PBGA165; 产品类别存储; 文件大小546KB，共35页; 制造商Integrated Silicon Solution ( ISSI ); 标准

下载文档详细参数全文预览

IS61QDPB42M18A-400M3LI-TR概述

Standard SRAM, 2MX18, 0.45ns, CMOS, PBGA165

IS61QDPB42M18A-400M3LI-TR规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Integrated Silicon Solution ( ISSI )
Reach Compliance Code	compliant
Is Samacsys	N
最长访问时间	0.45 ns
最大时钟频率 (fCLK)	400 MHz
I/O 类型	SEPARATE
JESD-30 代码	R-PBGA-B165
内存密度	37748736 bit
内存集成电路类型	STANDARD SRAM
内存宽度	18
端子数量	165
字数	2097152 words
字数代码	2000000
工作模式	SYNCHRONOUS
最高工作温度	85 °C
最低工作温度	-40 °C
组织	2MX18
输出特性	3-STATE
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA165,11X15,40
封装形状	RECTANGULAR
封装形式	GRID ARRAY
并行/串行	PARALLEL
电源	1.5/1.8,1.8 V
认证状态	Not Qualified
最大待机电流	0.32 A
最小待机电流	1.7 V
最大压摆率	0.95 mA
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

2Mx18, 1Mx36

36Mb QUAD-P (Burst 4) SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

FEATURES



1Mx36 and 2Mx18 configuration available.

On-chip delay-locked loop (DLL) for wide data valid

window.

Separate read and write ports with concurrent read

and write operations.

Synchronous pipeline read with late write operation.

Double data rate (DDR) interface for read and write

input ports.

2.5 cycle read latency.

Fixed 4-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data Valid Pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output levels.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package:

13mmx15mm and 15mmx17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

ODT(On-Die Termination) feature is supported

optionally on Input clocks, Data input, and Control

signals.

ADVANCED INFORMATION

AUGUST 2011

DESCRIPTION

The 36Mb IS61QDPB41M36A/A1/A2 and

IS61QDPB42M18A/A1/A2 are synchronous, high-

performance CMOS static random access memory (SRAM)

devices. These SRAMs have separate I/Os, eliminating the

need for high-speed bus turnaround. The rising edge of K

clock initiates the read/write operation, and all internal

operations are self-timed. Refer to the

Timing Reference

Diagram for Truth Table

for a description of the basic

operations of these QUAD-P (Burst of 4) SRAMs. Read and

write addresses are registered on alternating rising edges of

the K clock. Reads and writes are performed in double data

rate.

The following are registered internally on the rising edge of

the K clock:



Read/write address



Read enable



Write enable



Byte writes for burst addresses 1 and 3



Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K#

clock:



Byte writes for burst addresses 2 and 4



Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after

the write address. The first data-in burst is clocked one cycle

later than the write command signal, and the second burst is

timed to the following rising edge of the K# clock. Two full

clock cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first

and third bursts are updated from output registers of the third

and fourth rising edges of the K# clock (starting 2.5 cycles

later after read command). The data-outs from the second

and fourth bursts are updated with the fourth and fifth rising

edges of the K clock where the read command receives at

the first rising edge of K. Two full clock cycles are required to

complete a read operation.

The device is operated with a single +1.8V power supply

and is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 00A

5/12/2010

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.

These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous

data outputs and can be used as a data valid indication. These signals run freely and do not stop

when Q tri-states.

DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in 1.0 read latency mode when the DLL is turned off. In this mode, the

device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective C and C#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating

Conditions for range.

Ground

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this ball

to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance

mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not connected if the JTAG function

is not used in the circuit.

IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to VSS if the JTAG function is not

used in the circuit.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

QVLD

Input

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

REF

DDQ

Input

supply

Input

TMS, TDI, TCK

TDO

ODT

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 00A

5/12/2010

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM

maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω with V

DDQ

=1.5V. The RQ resistor should be placed less than two

inches away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ must never be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. At power-up, the driver impedance is in the middle of allowable impedances values.

The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Lock Loop (DLL)

Delay Lock Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to enhance

the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match the clock

frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with 1.0 cycle latency and a longer access time which is known in DDR-I or old QUAD

mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 00A

5/12/2010

推荐资源

win10支持老的seed 560仿真器: 本帖最后由平湖秋月于 2016-1-26 22:42 编辑最近玩基于模型设计，手上没有C6000的板子，昨天到今天忙乎了好一阵子总算有了眉目，可将双核的OMAP板子当单核C6000使用，给坛友分享一下。 ......; 平湖秋月 DSP 与 ARM 处理器

在数字控制前，有通用PWM: 转自：deyisupport 若您不认识“我”，我可将其原理娓娓道来。我绝对喜欢数字控制！您应了解这些内容：z变换、卡尔曼滤波器、非线性控制、自适应控制，及定制电源解决方案的能力。在您表述任何 ......; okhxyyo 模拟与混合信号

如何用调度器编写智能温控风扇的相关程序，大神帮帮忙: 如何用调度器编写智能温控风扇的相关程序，大神帮帮忙 ...; 紫色枫叶1993 ARM技术

求有源晶振的资料: 哪位清楚有源晶振和压控晶振方面的知识,敬请赐教有源晶振周围的电路连接,输出有多大电压; 压控晶振的电路连接,输出电压. 有资料可以共享吗...; heningbo 模拟电子

关于9054的I/O,内存问题: datasheet上面说PCI基地址0和基地址1用于提供映射到IO和内存的基地址，那么这个IO空间和内存空间指的是什么？是在PC里面吗？还是在PCI这边？它们里面存的是什么，是不是相当于一个缓存还是 ......; gayoli 嵌入式系统

串口接收到乱起八糟的字符: 通过串口操作短信收发，用的是西门子的modem,打开串口之后，会接受到一些无用的字符，以前用栈桥的不会出现这种问题，打开串口代码如下： BOOL CHIGDlg::OpenPort(LPCTSTR Port) { ......; pzzh 嵌入式系统

STM32F4 编程手册学习1_编程模型

1. 处理器模式与特权等级处理器模式分为以下两种：线程模式：用来执行应用软件；处理器从reset出来时，进入线程模式； CONTROL寄存器控制软件的执行状态时特权的还是非特权的。处理模式：用来处理异常；完成异常处理后，进入线程模式；该模式下，软件运行在特权等级上。特权等级有以下两种：非特权：对于MSR、MRS指令受限的权限，不能使用CPS指令；不能使用系统定时器...[详细]
倒装焊与球栅阵列封装：电子行业的关键技术

倒装焊(Flip-Chip)和球栅阵列封装（Ball Grid Array，简称BGA）是电子行业中广泛使用的两种封装技术。这两种封装技术各有优势和局限性，而且在某些情况下，它们可以互相补充，以满足更复杂的设计需求。首先，我们来了解倒装焊。倒装焊是一种封装技术，其中半导体芯片被“倒装”并直接焊接到电路板或基板上。这种方法使得芯片的主动元件面对着基板，可以直接与其接触，从而提高了热性能和电性...[详细]
基于FPGA的便携式逻辑分析仪设计

Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[详细]
萨里大学发明新型人工智能系统或将改变自动驾驶汽车在无GPS情况下的导航方式

据外媒报道，萨里大学（University of Surrey）的研究人员开发出一种无需依赖GPS即可在人口密集的城市地区精确定位设备位置的人工智能系统。该系统可将定位误差从734米缩小到22米以内，这对于自动驾驶汽车和救援车辆等技术的发展意义重大。图片来源：萨里大学在发表于《IEEE Robotics and Automation Letters》的论文中，研究人员介绍了PEn...[详细]
宝马将全景天窗改造成电视几乎覆盖整个车顶

据外媒报道，宝马（BMW）刚刚获得了一项屏幕专利，该屏幕可以覆盖整个车顶。宝马希望将车辆顶棚（headliner）至少大部分变成显示屏。宝马指出全景玻璃天窗存在重量过大、安全性不足、以及导致座舱过热等问题，因此将这块巨型屏幕作为普通玻璃的潜在升级选项。（图片来源：宝马公司）该曲面显示屏幕将覆盖车辆顶棚90%以上的面积。当乘客仰视时，其视野主体将由屏幕占据。该屏幕并非用于娱乐内容播放或...[详细]
自动驾驶达到什么技术标准才能称为L3级？

在谈及自动驾驶技术时，常会陷入两个极端，一方面是大家对“完全自动驾驶”的美好愿景，另一方面是自动驾驶技术飞速发展过程中对于“安全隐患”的担忧。L3级自动驾驶系统（ADS）恰好处在这两者的张力中——它需要在特定条件下代替人类完成全部动态驾驶任务，同时又必须留出人与机器之间明确的责任与边界。为了规范自动驾驶系统技术要求、保障交通安全与合规性、推动自动驾驶行业健康发展，由中华人民共和国工业和信息化部主...[详细]
STM32必学的时钟系统

相较于51单片机，stm32的时钟系统可以说是非常复杂了，我们现在看下面的一张图：上图说明了时钟的走向，是从左至右的从时钟源一步步的分配给外设时钟。需要注意的是，上图左侧一共有四个时钟源，从上到下依次是：高速内部时钟（HSI）：以内部RC振荡器产生，频率为8Mhz,但相较于外部时钟不稳定。高速内部时钟（HSE）：以外部晶振作为时钟源，晶振频率可取范围为4~16Mhz,一般采用8Mhz的...[详细]
一种BLDC电机驱动的洗衣机控制器设计方案

　　引言　　随着“节能减排”成了国家经济发展“十一五”规划纲要的指标，人们在绿色环保方面的意识也逐渐增加。对已经普及的洗衣机来说，洗衣机的能耗和洗净率指标要求越来越高，所以现阶段洗衣机技术主要强调的是变频节能、低噪声和高洗净。尤其在高端洗衣机功能中，除了突出有触摸按键的人机界面或带除菌技术的健康洗之外，主要就体现在变频控制整机性能的提升。同时，从上世纪70年代电容启动式的单相异步电机控制技术...[详细]
为什么旧风扇要拨一下才转起来

　　炎炎夏日，电风扇是老百姓家里降温祛暑的必备良品，不过，相信多数人都遇到过这种情况，电风扇接通了电源，按下开关，风叶竟然不动?换几档都不行!但只要拨一下风扇叶片，马上就转起来了。这是怎么回事呢? 　　一般家用电风扇都是单相交流220V供电，所用的电机为单相异步电机，这种电机具有结构简单，成本低廉、运行等一系列的有点，所以广泛应用于如电风扇、洗衣机、电冰箱、空调等家电中。那么单相电机的运行...[详细]
纯电动汽车的双电机与单电机各自的特点是什么

对于电动汽车而言，最核心的部件之一就是电机。电源为电机提供电能，而电机的作用就是将这些电能转化为机械能，进而通过传动装置来驱动车轮前进，因此汽车的能量转换效率与电机的性能密不可分。而为了提升汽车性能，双电机模式也被应用到了电动汽车当中。那么相较于传统的单电机模式，双电机模式拥有着哪些优势，是否只是单电机的叠加呢？首先，目前的双电机驱动主要是有三种方式，第一种是两个功率相同的电机进行叠加，实...[详细]
麦格纳推出集成式舱内感知系统：将摄像头与雷达融合用于舱内主动安全

麦格纳推出的集成式舱内感知系统将视觉与毫米波雷达数据融合，用于检测乘员存在、识别儿童滞留、监测驾驶员疲劳及生命体征，支持无接触安全带检测等功能。图片来源：麦格纳该系统通过多模态验证提升检测鲁棒性，可直接响应法规要求（例如儿童滞留报警）并与车载HVAC、座椅和安全控制单元联动，实现出车前的自动巡检与离车提醒。该类集成方案特别适配家庭化MPV、带自动驾驶功能的大型商用车以及共享出行业务...[详细]
MCX E系列5V MCU发布：应对严苛环境，保障系统安全

MCX E系列是恩智浦丰富的MCX产品组合中最注重可靠性与安全性的系列。随着该系列的推出，恩智浦进一步丰富了其5V兼容的MCU产品线，为从3V到5V的设计提供一致的开发体验，帮助工程师在复杂环境中打造高可靠性的系统。随着边缘应用所处的环境日益严苛，对微控制器的韧性也提出了更高要求。MCX E系列应运而生，基于 Arm ® Cortex ® -M4F内核，专为在电气和热环境极端复杂的场景中...[详细]
stm32启动过程

startup_stm32f10x_cl.s 互联型的STM32F105xx，STM32F107xx startup_stm32f10x_hd.s 大容量的STM32F101xx，STM32F102xx，STM32F103xx startup_stm32f10x_hd_vl.s 大容量的STM32F100xx startup_stm32f10x_ld.s 小容量的STM32F101xx，STM3...[详细]
意法半导体发布 IFRS 2025半年财报

2025年8月21日，中国 – 服务多重电子应用领域、全球排名前列的半导体公司意法半导体(STMicroelectronics，简称ST) 在公司官网上公布了截至2025年6月28日为期六个月的IFRS 2025半年财报，并提交荷兰金融市场管理局 (AFM)报备。本公司的半年财报是按照国际财务报告准则 (IFRS-EU) 编制，在本公司网站和荷兰金融管理局 (AFM) 网站上均有发布。...[详细]
高频开关整流器用功率管是啥

自20世纪70年代开关电源实现“20 kHz”的革命之后的一段时间内，虽然在电路技术方面进行了改进和提高，但局限于当时半导体器件工业的发展水平，作为开关电源主要部件的大功率开关管的主要参数均满足不了更高频率、更大功率开关电源的设计要求。高频开关整流器用功率管是什么自20世纪80年代以来大功率、高反压的绝缘栅场效应功率管问世之后，伴随着开关电源专用集成控制电路的应用，已逐步将开关电源的工作...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多